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Preface
The concept of the charge coupled device (CCD) was initially established and
developed in the early 1970s. In the past several years, solid state device technology has
moved these types of devices forward into advanced designs for a variety of applications
ranging from imaging to analog and digital signal processing. Scaling of the technology has
allowed for increased density of device cells and the emergence of high resolution arrays such
as the 4 million pixel sensor1 reported in 1990. Other processing and photolithographic
advances have also paved the way for linear arrays exceeding 8000
elements,^ with device
lengths in excess of 72 mm. As technology enables further advancement in device size and
architecture, similar improvements in performance, speed and device yield continue to expand
the applications of CCD imaging devices into systems including camcorders, document copiers,
facsimile machines, film scanners, and even hand-held scanners for desktop publishing. The
resulting demand for these devices requires the ability for automated test of device
characteristics in a manufacturing environment. But higher clocking speeds, increasing numbers
of transfers and smaller signal packets, increase the complexity of testing. One of the most
important parameters thatmust be monitored for a charge coupled device is that of charge
transfer efficiency (CTE). The object of this thesis is to present a method of monitoring charge
transfer efficiency of charge coupled imagers in a reliable, repeatable fashion, suitable for
implementation on automated equipment.
Abstract
This work discusses the design and operation of a test structure used for the
measurement of charge transfer efficiency (CTE) of CCD imagers. The method of operation
makes use of exposure control gates, integral to the basic device architecture, to form optically
introduced signal charge into a pulse train for injection into, and subsequent transfer through,
the CCD shift register under test. This method eliminates the need for electrical injection
circuitry making it useful for high speed readout applications. As no charge metering gates are
required, the structure is relatively immune to channel potential variations, making it ideal for
implementation in automated testing of a manufacturing setting. The concept has been verified
on a 2048 element linear CCD imaging array using true two-phase, NMOS buried-channel
technology with no additional processing or lithographic steps required. Charge transfer
efficiency of the mono-linear readout, 4096 stage shift register has been measured over a range
of clocking frequencies and output signal levels, with measured efficiencies in excess of 0.99999
per transfer. The structure has also been found to be useful for determining the diffusion
crosstalk between adjacent photodetectors within the array, thus the primary components
limitingMTF of the imager can be routinelymonitored.
m
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1. Introduction
The primary function of a Charge-Coupled Device (CCD) imager is to accurately
convert impinging photons into electrical charge carriers and transfer the carriers off-chip in an
equally precise manner for downstream signal processing and eventual display. The figure of
merit for charge transport is termed the charge transfer efficiency (CTE) of the device.
Technological innovation has spirited the development of the CCD imager over the past
decade, allowing for larger, faster, and higher performing devices. But, as speed and the
number of transfers increases the number of signal carriers goes down yet, the required accuracy
for systems continually increases, hence CTE degradation effects on performance can be
enhanced. Developing in a similar manner are lower cost markets with higher volumes such as
facsimile, copier, and handheld scannermarkets, where large numbers of sensors must be
consistently produced. The expanding use in both high end and high volumemarkets presents
the need for accurate and reliable automated measurement of CTE.
The popularity of CCD imagers has developed their features as well as their
performance. Multiple readout structures, on-chip line delays, anti-blooming, exposure control
means, sample/hold circuits, and clock drivers can be found integrated with many sensors.
These features typically involve the development of new structures and enhanced processing
options, which can then be used in other areas of device design and architecture. The extension
of these features toward improving device testability is a logical progression and one such
implementation is discussed herein.
2. Historical Review
Zl. The Charge Coupled Concept
The underlying structure upon which CCD operation is based is the well known MOS
capacitor,3 shown with its electrical equivalent in Figure 2.1.a. By pulsing this structure into
the deep depletion mode, a potential well can be formed within the silicon substrate that
attracts and storesminority carriers. When the device is built upon a uniformly doped
Metal Oxide
CG=(1/COX+ 1/CDEP>
ox Si-SiO Interface
Figure 2.1a MOS Structure and Equivalent Circuit.
substrate, it is termed a surface channel device. This is due, as shown in Figure 2.1b, to the fact
that the potential minimum of the biased capacitor is at the surface of the substrate, at the
silicon/silicon-dioxide interface. The total capacitance as measured at node Vq is given as Q-;
and is equal to the series combination ofCqx anc* Crj as shown in Figure 2.1a. During charge-
coupled operation, the substrate and gate potentials appear static (DC) with respect to the
potential at the interface where the charge storage and transfer occurs. Hence, the effective
storage well capacitance is given as the parallel combination of the capacitances Cqx + Cf>
With common gate oxide thicknesses of several hundred angstroms and substrate doping in the
1015/cm3 range, Cp is typically much smaller than Cqx anc* tne total storage capacitance is
approximated by Cqx itself. Hence the potential change at the semiconductor surface as a
function of the signal charge Qg, is given as:
AOo=
_s C
AQs
ox (2.1.1)
By providing a succession of these these capacitors, and sequentially clocking them, carriers are
transported between potential wells. Figure 2.2 illustrates the transfer process at various
stages with views of the required clock timing and channel potentials. The degree to which
charges can be transferred between potential wells gives rise to the fundamental measure of
captured electrons
V.
Figure 2.1b Energy Band Diagram for MOS Structure Under Positive Bias.
CCD performance, charge transfer efficiency (CTE). The minority carriers transported through
the CCD can be injected either optically or electrically and are an accurate linear,
representation of the input signal. To maintain signal integrity, it is desirable for the CTE of a
device to approach unity, where 100% of the charge is transferred between potential wells
each time a transfer occurs. Realistically this is not possible due to physical limitations of
carrier transport and processing capabilities, but one can easily see that with CCDs having
several thousand stages, transfer efficiencies of 0.99999 per stage must be attained to maintain
signal accuracy to within several percent. Because of its basic structure, the surface channel
CCD is the simplest to manufacture, but there are drawbacks of devices that operate in this
mode. Limitations on transfer efficiency of surface channel devices have been
shown4 to occur
due to trapping effects caused by interface states at the semiconductor-oxide boundary. These
limitations surrounding the performance of surface channel devices led to the development of
the buried-channel device charge coupled
device5 (hereafter referred to as BCCD) which
confines the charge to a channel beneath the semiconductor surface.
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Figure 2.2 Charge Coupling (a) and Required Timing (b) for a 3-phase CCD.
Such a structure is shown in Figure 2.3a where it can be seen that an additional doping layer of
opposing conductivity type, n-rype in this case, is placed at the surface of the semiconductor.
This layer is of sufficiently low doping such that it can be depleted of all majority carriers by
applying a reverse bias across a contact to the n-type region and the substrate. With an
additional bias placed on the gate of the structure, one can envision two depletion regions, one
extending downward from the oxide-semiconductor interface, and a second extending outward
from the metallurgical junction of the two dopant species. As the bias on the surface electrode is
increased, the two depletion regions merge resulting in the potential profile shown in Figure
2.3b with the potential maximum located at distance X^ below the semiconductor surface,
within the n-type region. Provided the charge packet is not excessive, the minority carriers in
such a device can be transferred between potential wells without contacting the
Xd1 Xd2 Xd3
V
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Figure 2.3 BCCD Structure (a) and Resulting Channel Potential Profiles (b).
semiconductor-oxide interface, and hence averting trapping losses. An additional benefit of
this structure has been shown to be a marked increase in the extension of fringing electric fields
between adjacent phases. This allows drift to dominate transport of charge during the latter
stages of transfer, where the electron concentration is small and diffusion transport would
normally be relied upon. The above changes give rise to a substantial improvement in transfer
(nearly 10X) efficiency, at even higher operating frequencies. Limitations on performance due
to trapping losses also occur in BCCDs due to bulk traps within the semiconductor, but these
traps, due to impurities and damage sites, have been shown to occur within isolated energy
levels within the silicon bandgap, and occur at reduced densities resulting in lower levels of
CTE degradation. Still, the device capabilities are affected and the distribution of energy
levels leads to variation in capture and emission rates of carriers, giving rise to transfer
efficiency dependent on clocking frequency.
2.2 Charge TransferDynamics
The charge-coupled concept relies on the transfer of signal carriers between potential wells
created beneath sequentially pulsed electrodes. As mentioned earlier in Section 2.1, limitations
on the charge transport are realized depending on clocking frequency, device structure, and
processing conditions. Transport itself is governed by three phenomena; diffusion, self-induced
drift and fringing field aided drift.
Diffusion transport arises from the gradient of the carrier distribution across the
transfer area and is proportional to the thermal diffusion coefficient Dn = u^ kT/q. Fourier
analysis of the diffusion process6 allows for the calculation of the remaining charge under a
transferring electrode of length L, at a time t, with an original signal packet containing n0
electrons, using the expression:
n(t) 8 f t 1
=
-TexF1"o 71 V xdiff/ (2.2.1)
where
f 4L2 1 ( L2 )
^U2DnJH2,Dj
The charged nature of the carriers, again coupled with the gradient in the carrier distribution,
develops a charge gradient giving rise to an electric field. As adjacent potential wells are
formed, and charge moves from a full well to an empty well, the carrier gradient can become
very steep and acts to help move carriers in the direction of transfer. This is referred to as self-
induced drift. Since the self-induced field varies with carrier density and hence with time as
the charge moves, it can be thought of in terms of a diffusion process7 as well with a carrier
concentration dependent diffusion coefficient given as:
DSI= Un [q n(x,t)/Ceff] (2.2.3)
where Ceff is the effective storage capacitance in the channel and the quantity [q . n(x,t)/Ceff]
is the change in the channel potential due to the charge redistribution. The channel potential
difference between full and empty gates is normally several volts and comparing this to kT/q,
which is approximately 0.026 volts (at 300 K), we note that the self-induced drift can far
outweigh the diffusion component during the early stages of transfer. As the transfer continues
and the charge equilibrates between the potential wells, the self-induced fields vanish. Due to
the dynamic property of the diffusion coefficient, exacting solutions for self-induced transfer is
difficult to obtain with other than numerical calculations, but Barbe8 presents useful
approximations. In the form similar to 2.2.1, the charge percentage remaining is
where
2LZC
*sr
eff
(2.2.4)
nVrfPo
. (2.2.5)
Fringing field aided transport results from the electric fields generated by a difference
in the gate potentials of adjacent electrodes. Figure 2.4 illustrates the channel potential
V////A
02 -off Ol 'on'
"*\>//A
I
Vf't*
02 -off
1_
SO. o
UJ O.
Ideal
Actual
Figure 2.4 Two-phase CCD channel potentials.
diagrams for a two-phase CCD in both the ideal case and the realistic case, where fringing
between electrodes modifies the potential across the cell. The extension of the electric field
further into the cell, provides drift for a greater duration of the transport period allowing for
greatly improved transfer ratios. An approximate form for the transfer percentage in the
presence of a fringing field is
n(t) ft}
=exp
"o V iwJ (2.2.6)
where
(2.2.7)
lFF-
p
One notes the less than or equal sign in equation 2.2.7 with respect to theminimum electric field
^min- Referring to Figure 2.4 again, the slope of the potential, and hence the electric field is
varied across the cell and by taking the minimum value, a worst case transfer time constant is
obtained. Barbe provides an approximation for the minimum field, which in general is
structure dependent, as
2 AO rcSi
(2.2.8)
3 L2 Ceff
The channel potential difference between the forwarding and receiving electrodes, AO, is
controlled by channel doping levels and the applied gate voltages and is typically several
volts. For a buried-channel CCD, Ceff is given as
(
Ut)^"1
Ceff-
tox "n V no"
+
(2.2.9)V eox eSi 2eSi >
where xn is the depth of the buried-channel layer and tox is the oxide thickness. Equation 2.2.9
can be used both for use in the self-induced drift case during the early stages of transfer where
n(t) can be considered equal to i^,, and in the fringing field case, which dominates in the latter
stages of transfer where the self induced fields have collapsed and the charge in the transfer
region can be considered near zero. In this latter case, Ceff reduces to simply
C-eff- rox *n+
-ox Si J (2.2.10)
The relative contribution of each of the transport mechanisms is dependent upon the
cell geometry and processing conditions and can best be determined by calculating the
components separately and comparing their relative values with respect to the transfer period.
4 6
Time (nsec)
Figure 2.5 Charge transfer components for 4.5 um phase.
The total transfer equation can then be approximated by superposition of the given equations
over separate intervals. Figure 2.5 shows the transfer ratio with respect to transfer time for
each of the components for a 4.5 urn phase length (9 um cell). A summary of the input
parameters and results for equations 2.2.1 through 2.2.10 for the first 12 nanoseconds of transfer
are given in Appendix A. The data shows the crossover to fringing field dominated transport
after the first 2 nanoseconds of transfer. Moreover, fringing field transport allows up to 50 MHz
two-phase clocking of the device maintaining
IO"5 efficiency per transfer whereas diffusion
limited transport predicts approximately 5 MHz operation. Precise solutions can of course be
obtained through the use of 2-dimensional simulation programs of the processing (i.e., SUPRA)
and electrostatics (i.e., GEMINI) where numerical calculations are employed. However, the
above approximations provide first-order approximations and allow one to simulate the effects
of structure changes in a more expedient fashion.
23 Basic CCD ImagerArchitecture
CCD imagers are constructed utilizing the structure discussed above as a shift register
for the readout of signal carriers. In addition, means for receiving and storing image charge,
and circuitry for output conversion are required to from a complete device. Figure 2.6 shows the
essential parts of a linear CCD imager including a photodetector array, shift register, transfer
gate, and associated output circuitry. Photodetectors generally consist of either
Transfer
Gate
Photodetector Array
02 0
<J>1o
p^ii^llilili
Buffer
Amplifier
CCD Shift Register Output Detector
Figure 2.6 Basic CCD Imager Architecture
photocapacitors or photodiodes, which serve to receive imaging photons and, after conversion
to electron-hole pairs, store the resultant minority carriers. Isolation of the charge carriers
from the CCD shift register is performed by means of the transfer gate, which forms potential
barrier between the two regions during the integration period. Readout from the detectors
occurs at the end of a given line or frame period wherein the transfer gate potential is
10
increased, removing the barrier and allowing the charge to enter the CCD shift register.
Clocking of the shift register gates transfers the charge to an output structure, typically a
resettable floating diffusion, which is followed by a buffer amplifier. Referring to Figure 2.7,
one can see that conversion from the charge domain to the voltage domain occurs at the floating
diffusion on each clock cycle. This is accomplished on the falling edge of the 02 phase, in this
illustration, where charge is transferred over a barrier set by the output gate (OG) bias
potential. The conversion factor is simply the signal charge divided by the effective total node
capacitance of the diffusion and its associated structure. Source follower buffer amplifiers lend
power gain to drive external circuitry.
Buffer
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Figure 2.7 CCD Output Circuitry and Timing
Controlling themaximum amount of charge that the imager sees is required to prevent
over filling of the CCD shift register, which could lead to loss of signal integrity.
Anti-
11
blooming or exposure control can be implemented when the structure of Figure 2.6 is augmented
by a lateral overflow structure. Figure 2.8 shows the positioning of the additional gate
Antiblooming/
Exposure Control
t=t1
t=t2
t=t3
t=t4
Ol
EXP
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t1 t2t3 t4
inrOin
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exp
Figure 2.8 Antiblooming and Exposure Control Implementation.
and drain on the alternate side of the photodetector. Referring to the tl timing diagram
portion of Figure 2.8, we note the EXP gate is assertive during the early period of the line time,
diverting any generated charge to the LOD drain structure, which is positively biased and
functions as an electron sink. Charge integration begins on the falling edge of the EXP gate
pulse where the potential beneath EXP is shifted to a level above the depleted diode potential
but below the transfer gate potential as shown during t = tl. Charge is allowed to accumulate
12
during the balance of the line period until a potential is reached in the photodiode, which
matches the potential beneath EXP as shown during t = t3. Any further charge collection
results in charge flow from the diode into the LOD once again, thereby limiting the stored
charge. Adjustment of the EXP 'off level with respect to the depleted diode level determines
the maximum signal charge. At the end of the line-time, the transfer gate TG, is pulsed
positive allowing for the charge to transfer to the shift register as shown during t = t4. The
effective exposure period ends upon the falling edge of the TG pulse when charge is once again
isolated from the shift register. Clocking of the register to readout the previously imaged line
occurs between successive TG pulses. The EXP 'on' duration can be varied to include any length of
the line time from static (DC) operation to sub-clock cycle periods if desired, allowing for a
wide exposure latitude.
2.4 Imager Performance Limitations
Many sensor applications have come into existence through their exploitation of CCD
imaging technology and they stretch the performance capabilities of these devices. The
emergence ofHDTV scanning presents such an
example9 with CCD data rates in excess in 120
million samples per second and dynamic range requirements extending to over 60 dB. This case
represents the extreme in device requirements yet illustrates the importance of determining
device performance limitations. The primary attribute that defines the imaging performance
of the device is termed themodulation transfer function (MTF). The MTF is a measure of the
magnitude response as a function of spatial frequency to a sine wave varying input signal. There
are threemain components ofMTF; aperture limited response, diffusion limited response, and
charge transfer efficiency response. Cascading these components gives the overall device
response.
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2.4.1 Aperture Limited Response
The structure of charge coupled imagers contains a finite array of detector elements
with a pitch P and with aperture Ax. Figure 2.9 illustrates the sampling of a sine wave input
signal of frequency co0 = 1/T by such an array. Themodulation is defined as the maximum signal
minus theminimum signal and is unity for the input, (i.e., The signal scale is offset and
normalized with f(x) = 0 corresponding to zero image light level and one corresponding to a
saturated signal). For the output, the modulation is the difference between the signal samples
that are the average values of f(x) taken over the sampling intervals Axj. The MTF is defined
as the output modulation over the input modulation. The physical sampling
f(x)
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Figure 2.9 Sampling of Sine Wave Input Signal.
arrangement of the imager inherently limits the system response with a transfer function
derived as (see Appendix A):
sin
MTF,
f Ax
f Ax
5C~
(2.4.1.1)
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Sampling theory dictates the maximum allowable input frequency limit to avert aliasing and
defines this frequency as the Nyquist frequency where jnyq is equal to one-half the sampling
frequency. Thus assuming a system bandlimited to fmax = Jnyq , we calculate an MTF of
approximately 63.67% at the maximum input frequency. The MTF can theoretically be
improved by scaling to smaller apertures as shown in Figure 2.10 where a 50% reduction in the
aperture size improves the MTF to 90% atNyquist. We note here that equation 2.4.1.1
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Figure 2.10 Aperture MTF for Different Aperture/Pitch Ratios.
assumes the ideal case and actually provides an upper bound for the aperture MTF in that
phase shift between the input peaks and the actual imager sample points is not accounted for in
the derivation. Referring to Figure 2.9 again, we note that shifting the sample points by T/4
tends to give sample values of 0.5 for all samples, resulting in zero net outputmodulation. Also,
the narrowing of the apertures results in a
reduction in the magnitude of the signal levels due to
the reduced sensing area. Recovery of the magnitude can be achieved with higher signal
processing gain provided the noise
floor of the imager is not reached, otherwise MTF will be
degraded. With regard to actual measurement ofMTF, generation of continuous tone sinewave
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inputs is difficult and may limit the accuracy of measurement of the imager. An alternative
function, termed contrast modulation (CTF), is a measure of square wave response and is a
somewhat preferred approach from a practical implementation standpoint. Sine wave
performance calculations and manipulations, however, are somewhat more mathematically
convenient to deal with. Coltman10 addresses the conversion between CTF and MTF and
provides the methodology, involving the subtraction of terms from the Fourier series for the
square wave input response to achieve the sine wave response to the desired degree of accuracy.
2.4.2Diffusion Crosstalk Effects
The collection of charge carriers in silicon based imagers is based upon absorption of incoming
photons, conversion into electron-hole pairs and finally, capture of the minority carriers
(typically electrons) in the depletion regions of the photodetector. The above processes limit
the quantum efficiency of the device as a function of the photon wavelength. These processes
will also limit the MTF of the imager, depending on the device structure. As photons enter the
silicon surface they penetrate to a physical depth dependent on the photon energy and the
interaction with silicon lattice. The absorption coefficient, a, given in units of cm"1, varies
with wavelength and temperature. It is fundamentally coupled to the band structure of the
semiconductor, withminimum conversion energy limited by the bandgap potential. Hence, for
silicon, the bandgap of 1.1 eV limits absorption to a maximum wavelength of nearly 1150
nanometers. A curve fit to measured values ofDash and Newman11 has been calculated over
the visible and near infrared spectra as
a (nm-1) =
5.54595-1010
exp (-1.01472-10_1X
- 1.38044-10~V + 6.66205-10~\3) (2.4.2.I)
where X represents the wavelength in nanometers. The curve is plotted alongside the measured
values in Figure 2.11. This plot shows that the absorption depth varies from less than one-
tenth of a um to tens of um over the given wavelength range. Thus, depending on the depletion
depth of the photodetector, longer wavelength carriers may then be free to diffuse randomly in
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the device substrate for some distance before they are collected by a depletion region or are
annihilated through recombination. Figure 2.12 shows the potential paths for
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Figure 2.11 Silicon Absorption Coefficient vs. Wavelength @ 300 K
diffusion after generation of an electron-hole pair by a photon of wavelength X after it passes
through the aperture area of detector N. Case 1 shows the collection of the electron in the
intended depletion region. If a carrier, generated in the area of detector N, manages to diffuse
to the depletion region of adjacent detector N+l and is collected there as in case 2, it then
degrades the effectiveMTF of the system. The diffusion MTF function has been shown12 by Seib
to be of the form:
l-[exp(-aLu)/( 1 + aL)]
where
MTFn =D l-texrX-aLuJAl + aL,,)]
L2 L2
2.4.2.2
2.4.2.3
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The diffusion length of the carriers is L0 [= (Dnxn)^/2) and LD is defined as the depletion depth
extension of the photodetector into the silicon. Case 3 represents the case where the electron
recombines in the substrate. This option does not impact theMTF directly but tends to lower the
overall collection efficiency of the device, potentially reducing the signal-to-noise ratio and
limiting the resolution of the modulation.
[\
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Figure 2.12 Diffusion Options for Long Wavelength Generated Carriers.
The diffusion length of the signal carriers is dependent on the quality of the silicon starting
material, subsequent elevated temperature processing and the processing materials forming the
CCD structures. This parameter is routinely measured and is typically in the range of 50 to 100
um for imager processes. Anticipating their negativeMTF effects, one should note that a long
diffusion length is synonymous with the low dark current one typically strives to achieve for
CCD imagers in order to obtain a high dynamic range devices. Equations 2.4.2.2 and 2.4.2.3
assume that the detector surface is uniformly depleted across the array, and hence are free
from terms involving the cell pitch and aperture. This is a simplified view in that a typical
imager will have some isolation between adjacent detectors, in the form of depletion or
insulating regions, to maintain charge separation both during and after collection. This
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isolation will affect the depletion profile across the detector surface, complicating the
diffusion process. Imagers are also, in many cases, built in a
'well'
or upon an epitaxial layer.
These cases provide a carrier sink or reflecting boundary respectively, which modifies the
effective carrier collection with respect to wavelength. The above equations do, however,
provide a first-order approximation of the MTF and serve to illustrate the effects of varying
depletion depth, diffusion length and imager cell size. Figure 2.13 plots the calculated
diffusionMTF for the case of Lp = 3.5 um and for Lo = 50 urn, and 100 um. The cell size chosen is
9 um with a correspondingNyquist frequency of 55.56 cycles/mm.
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Figure 2.13 DiffusionMTF for a 9 um Cell Length at Various InputWavelengths.
The degradation in MTF becomes significant at wavelengths above 500 nm and can impose
serious system impact beyond 800 nm for a cell of this size. Scaling to a larger cell size and
perhapsmore importantly, a deeper depletion region allow for MTF improvement as shown
in Figure 2.14 where results for depletion depths of 3.5 um and 5 um are compared for a 9 um cell
at 800 nanometers. Also shown is the MTF for an 18 um cell with a 3.5 urn depletion depth.
19
c3
0.3
0.2
0.1
0.0
O 9 um Cell, Ld=3.5|j.m
9 9 um Cell, Ld=5 um
D 18 um Cell', Ld=3.5um
Lq=50 umn
0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0
f/fnyq
Figure 2.14 Comparison of Depletion Depth and Cell Size Increases.
The change to an 18 um cell length providesMTF improvement over a broader range of
frequencies than does the extension of the depletion region, but this also implies an increase in
the imager length of 2X, which leads to review of system optics and cost considerations.
2.43 Charge Transfer InefficiencyDegradation
Ideally, the operation of a charge-coupled shift register involves the complete
transfer of signal packets from stage-to-stage through to the device output, with the signal
being a precise, linearly related representation of the input image. As discussed in Sections 2.1
and 2.2 above inefficiencies in the charge transport exist, due to fundamental limitations in the
transport mechanisms or trapping states within the semiconductor structure. With shift
registers of several thousand stages being typically realized, significant dispersion of the
signal packets can result. Consider injecting a normalized charge packet in one end of a CCD
register with N cells and p phases per cell. The total number of transfers is given as K = N p,
and after N clock periods the charge packet will appear at the output. The inefficiency per
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phase is given as e' such that e = p
e' is the inefficiency per cell. Joyce and Bertram13 have
provided rigorous analysis utilizing Green's theorem, resulting in an expression that describes
the dispersion of the original signal. An alternative analysis14 makes use of the Z-transform to
reach a similar result, in a more workable form. The CCD shift register can be thought of as a
two-port system where the output is separated from the input by a finite number of delay stages
equal to N as described above. Z-transform theory defines a unit delay of a
k-1
k-2 Unit
Delay
k-1
-
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Delay
Figure 2.15 Signal Representation at Stage k-1 of a CCD Shift Register.
signal V(z) as V(z) z"1 . Again noting the inefficiency per stage as e, one can describe the output
of the kth stage after n cycles as Vk(n). After the following clock cycle, the output at this stage
is given asVk(n+1). The signal at this point is made up of two components, the residual amount
left from the previous signal given as e-Vk(n) and the forwarded signal from the (k-l)th stage
given as (l-e)-Vk_;[(n). Thus, we have:
Vk(n+1) = e-Vk(n) + (l-e)-VH (n).
Applying the z-transform of 2.4.3.1 we have
z-Vk(z) = E-Vk(z) + (\-E)-Vk.i(z)
and multiplying by z"1 and collecting like terms gives
Vk(z) - z^-e-V^z) = z"1 (l-e)-Vk_i(z),
Vk(z) (1- z"1 e) = z'1 (l-e)Vk_;i (z),
(2.4.3.1)
(2.4.3.2)
which simplifies to:
Vk(z) =
(1-e)
(l-z-1e)
z^V^z)
(2.4.3.3)
Since the total number of stages is N, the output of the Nth and final stage occurs after N
dispersions of the input signal, Vj(z) giving
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VJz) =
(1-e)
N
Z^VjCz)
(2.4.3.4).(l-z_1e).
The clocking of the shift register with frequency _fclk implies a delay per stage of Tclk = l//clk
If we let z represent the Fourier transform of this delay, then
HKi) = cos 2k elk + jsin 27C elk (2.4.3.5)
and substituting into 2.4.3.4 and simplifying, the frequency response of the system can be
calculated to be:
H(f) =
Vq(f)
V,(f)
(1-e)
1 - e cos
N
(2.4.3.6)
The magnitude response I H(f) I provides us with the effectiveMTF due to the inefficiency.
This function and the resulting phase shift A<|>, less the N-stage delay, have been determined
from 2.4.3.6 (seeAppendix D) to be
MTFe= |H(f)H (1-e) l-2ecos 27i- | + e2
V rclk
-i-4-i N
(2.4.3.7)
and
A<)> = -Ntan
e siinf 2n-
V rclk
1- e co<*) (2.4.3.8)
Figure 2.16 plots the transfer MTF for a 2048 stage shift register for various efficiencies per
stage. The varying conditions are shown in terms of the Ne product in the figure. The clocking
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Figure 2.16 Transfer MTF for a 2048 Stage Shift Register.
frequency equals the data rate and corresponds to the spatial sampling frequency of the device
allowing for interchange of Jcik= Js- In observing the figure, we see that to maintain MTF
values above 90%, one must realize an Ne product of greater than 0.5. This value is typically
required when one considers the effects of the previousMTF discussions and the total response of
the system as the cascaded product of the MTF.
23 CTEMeasurement Techniques
Traditional measurement of CTE consists of the controlled injection of a pulse train15
into the leading end of a CCD register, followed by the transfer of the charge packets through
the entire array, and evaluation of the resulting signal after output conversion. If a uniform
series of k pulses of size Vs is injected and transferred through an N stage shift register, with p
phases per stage, the resulting pulse series will be modulated due to the inefficiency of the
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device, giving rise to loss components Aj from each of the leading pulses as illustrated in Figure
2.17. It can be shown16 that the loss per transfer, z, is given by:
e = 1 - < exp
pN
ln
VS J
which can be approximated by
where
e =
pN-Vs
(2.5.1)
(2.5.2)
k
vL=XAi
i=1
. (2.5.3)
The pulse seriesmust include a sufficient number of pulses such that the total injected signal is
undistorted for two ormore of the pulses allowing for an accuratemeasurement of the
'lost'
charge. The analysis of the leading edge distortion and trailing edge distortion, in the form of
extra pulses following the input train, allows for the determination of the loss mechanism.
Vi
Original Pulse Train | Xail
Figure 2.17 Resulting Pulse Train Due to Proportional Loss.
Proportional losses, due to the fundamental limitations on charge transport (diffusion and drift
aided), typically result in a mirrored leading edge loss and trailing edge recovery, whereas as
fixed loss mechanisms, such as surface state trapping, result in an increased loss in the first
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pulse (or pulses, until the trapping states are filled) and a non-symmetric resulting trailing
edge, with slow trap emission resulting in a long tail of pulses with lowmagnitude as seen in
Figure 2.18. Other types of losses can be dependent on signal level. These losses, termed 'non
linear,'
can result from barriers or wells in the channel potential profiles caused by deficiencies
in processing or cell design. The distortion in the pulse train can be a combination of the above
effects or altogether separate. One notes that in any case, all the charge is conserved hence,
the total loss in the leading pixels will equal the total recovered signal in the additional
trailing pulses.
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Figure 2.18 Resulting Pulse Train Due to Fixed Loss.
2.5.1 Electrical Charge InputTechniques
To form the pulse trains for CTE measurement discussed above, onemust have a means
for charge injection. Electrical charge input techniques have evolved through injection methods
utilized in analog CCD signal processing. For these applications, an analog signal voltage must
be accurately converted into the charge domain, and appropriately injected into the device, for
subsequent operations by the CCD. Unfortunately, normal variations in device processing
require the use of several control signals or relatively elaborate feedback schemes to control the
charge injection. For testing purposes one generally does not have to be as precise about the
absolute charge level, but the fundamental accuracy of the measurement is proportional to the
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signal level. In automated testing, the apparatusmust be set-up to look in a specified range,
unless recursive methods are used to adjust the level for each device, which may undesirably
extend the required test time and repeatability.
The simplest form of charge inputting is dynamic current injection as shown in Figure
2.19. Here a MOSFET type structure is formed from a reverse biased junction ID, which acts as
the source, electrode IG which
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Figure 2.19 Dynamic Current Injection
acts the gate and potential well <MP that provides for the drain. Electrode <D1 is the first
stage of the CCD shift register and is clocked in a manner consistent with normal readout. Two-
phase clockingwith a 50% duty cycle is shown in this case. The ID junction can be pulsed or
held at a constant bias above the IG channel potential such that during the Ol 'on' period,
charge is injected through the MOSFET, which is effectively in a saturated state. The signal
level is given as :
Qis=Ids-Tinj (2.5.1.1)
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where Tinj is the duration of the ID pulse. The deeper potential of the OIP' region acts to
retard backward flow of charge on the ensuing 'off period of <X>1 and also serves to keep Vds
constant eliminating X (channel length modulation) effects from influencing the current.
Unfortunately, the current is a non-linear function of the IG channel potential to ID voltage,
hence, control of the signal level by altering the ID pulse amplitude gives limited control
accuracy. Modulation of the injection period gives better results but requires transforming a
control signal level into pulse width modulated signal. Furthermore, any variations in the
effective IG threshold level can significantly alter the injection level for different devices
within a fabrication lot or even a given device wafer.
The addition of a second charge metering gate to the above structure provides for a
much improved input structure. The surface potential equilibration method,17 modified for use
with buried-channel, two-phase CCD structures, is shown in Figure 2.20. In this
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Figure 2.20 Potential Equilibration Charge Injection
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configuration, the first gate IG is held at a DC bias, while the second gate receives the input
signal and is called the signal gate (SG). Pulsing ID to a level above that of the IG channel
potential while Ol is in an 'off state, will fill the SG and IG areas with charge. By pulsing ID
back to a deeper potential state prior to <&1 turning 'on', charge is drained back into the ID
region leaving a fixed charge packet in the SG region, whose level is determined by the
difference between the SG and IG channel potentials. The SG channel potential can be linearly
controlled by the gate voltage, therefore by proper sizing of the gates, one can vary the injected
charge from zero to the capacity of the CCD register itself with fairly good resolution. This
method is, in fact, themost common structure found on todays CCD imagers, allowing for
determination of basic device functionality, charge capacity measurements and CTE
characterization. The primary drawback of this structure is variation in the thresholds of the
electrodes. With buried-channel threshold voltages typically ranging from -3 to -10 V
nominally, tolerances of 0.3 V or greater can be realized in manufacturing. Since the formation
of the IG and SG gates is typically in two different levels of polysilicon due to their adjacency,
the total potential difference may be on the order of 0.5-0.6 V. For CCDs with low clocking
levels, and considering the tolerances involved in setting up the injection levels, this level of
potential difference may translate into a significant amount of the device charge capacity and
can modulate the resulting output signal by 20-50% or greater.
To alleviate the above problem, a threshold insensitive
structure18 has been proposed
and is shown with its schematic representation in Figure 221. This structure utilizes a common
electrode CG for the charging and discharging of the capacitance associated with floating
diffusion CFD. Switches SWS and SWR couple the potential on CG to either VSIG orVref
while a third switch INJ, coupled with an injection diode ID, provides for the charging current.
Referring to the channel potential and timing diagrams of Figure 2.22, one observes
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Figure 2.21 A Threshold In-sensitive Injection Circuit
that by actuation of SWS and INJ and the pulsing of ID, CFD is charged to a level SIG' by the
potential on gate CG. The potential on <E>1 is held at a barrier during this period (tl, t2) to
prevent charge flow into the CCD shift register. Subsequently, SrEF is turned 'on', coupling CG
to the VRgp potential and discharging the floating diffusion to the potential REF. This injects
carriers back across IG to the Ol phase now in its 'on' state. The total injected charge is given
by:
QSIC=CFD-Ap (2.5.1.2)
with Ap as the difference between potentials
SIG' (at the point of ID injection) and REF'. These
potentials scale linearly with the applied voltages VsiG an<^ ^REF while any variation in
threshold voltage is common mode to both resultant potentials on Cprj), thereby reducing the
sensitivity of this structure to process variation. While the threshold tolerance of this
structure looks attractive, it comes with the added expense of two additional clocked control
signals and an additional DC bias, in comparison to that of the simpler potential equilibration
method. The on-chip circuitry also translates into added area for local interconnect and
bondpads, as well as additional package pins that will require circuit board space.
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Figure 2.22 Potentials and Timing for the Circuit of Figure 2.21
While the circuits above provide means for charge injection with reasonable accuracy
and control, they are still best suited for a characterization environment. We note that in a
manufacturing setting, the requirements on the flexibility and control of the input signal could
be somewhat relaxed, with circuits providing a more qualitative indication of device
functionality as opposed to quantitative measurements. But rather than compromising the
results, one can take a different approach to the problem. One approach is to incorporate
methods on the device itself to allow for self-determined compensation for variations in device
parameters, where adjustments in the charge injection levels are performed through automatic
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bias circuits and feedback amplifiers fabricated entirely
on-chip.19 This, of course requires
considerable design effort directed toward the injection circuitry itself (depending on device
architecture and available processing), consumes valuable chip area and may limit eventual
device yield through defective operation or spurious injection due to processing defects. Also,
typical CCD processing limits the amount of high temperature steps and optimizes various
parameters around the imager cell, thereby limiting the flexibility in terms of available
device characteristics for the additional circuitry. Another option of injection, which looks to
retain control of the injected signal level while simplifying input means is that of optically
introducing the carriers for test, much in the same manner as imaging the device itself. This
alternative technique provides the foundation for this thesis and is discussed in the following
sections.
3. Experimental Implementation
3.1 Optical Injection for CTEMeasurement
The introduction of signal carriers into the photodetector regions of silicon based sensors
is caused by energy conversion from impinging photons as discussed in Section 2.4.1. A properly
focused pattern of photons allows CCD sensors to
'image'
a scene, collecting the generated
minority carriers and clocking them to the device output while maintaining localized charge
packet isolation. This fundamental imaging operation can also be used in testing the
performance of a device by optically inputting a known signal pattern and observing the
distortion of this pattern at the device output. In the case of charge transfer efficiency
measurements, injection of pulse trains similar to the electrical injection methods discussed
above can be employed.
The imaging of a slit provides ameans formeasuring the square wave response of a
given device architecture, Ideally, a known grouping ofN pixels can be illuminated while the
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rest of the array is kept dark. Examination of the leading and trailing edge signal signatures
provides information about the efficiency of transfer. We note that from equation 2.5.2, the
signal loss is linearly proportional to the number of transfers. Therefore, by imaging different
sections of the device, at varying transfer distances from the output, one can verify the effects
on the pattern with respect to the number of transfers. Precise imaging of patterns can be
accomplished using optical grade slits or pinholes, which are defined in size to a high degree
of accuracy, and projecting them onto the device with efficient lenses such as microscope
objectives. Since the image is very small, a confined source can be used to maximize the energy
through the optical system.
Unfortunately, optical constraints and device absorption characteristics place
limitations on the implementation of slit imaging. The most obvious of these is that the
introduction of a projection lens system implies a fall-off of image intensity from center-to-edge.
This is known^0 as 'cosine4' fall-off due to the fact that the image intensity is reduced toward
the edges of the projection as a cosine function to the fourth power. This effects the signal
pattern in the most critical areas of observation, the rising and falling edges of the pulse train.
The effects of the optics can be empirically subtracted by measuring the device response in an
area of the device near the output, where the number of transfers is few and CTE effects can be
presumed to be insignificant. Once the distortion pattern is obtained, the response can be
normalized by use of a correction look-up table. Patterning on several sections of the array,
with varying numbers of transfers will provide information on the transfer efficiency.
A second problem occurs in the alignment of patterns with respect to the sensing array. Ifwe
consider a contiguous array of photodetectors arranged on the CCD surface, delineation of the
exact start and exact end of the projected slit is somewhat difficult. With pixel sizes ranging to
less than 7 um in many cases, control of the slit width and its positional accuracy must be
controlled to within fractions of a um otherwise the situation of offset or incomplete
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Figure 3.1 Projection of Slit onto Detector Array
illumination of pixels may result, as shown in Figure 3.1, where the resulting pulse train is
disturbed. Correction for these imaging errors is somewhat more difficult as in the case
discussed above, in that imaging the slit onto different sections of the device may result in a
different positional error at each point. If the focal distance is varied from point-to-point, due
to flatness variation of the device or nonparallel track movement of the device, additional
errors will result and compound the inaccuracy. The diffusion crosstalk between the
photodetectors themselves, intrinsically limits the pattern definition as well. One method of
circumventing the alignment and magnification effects is to incorporate apertures of width Ax
over the pixels, shrinking their effective sensing area but providing a tolerance in the slit
projection of P-Ax, where P is the pixel pitch. Diffusion effects, coupled with the inevitable
inaccuracies in aligning the apertures themselves, may continue to limit precision in the case of
small cells. One must also assume that the capability exists to accurately pattern the
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apertures, which again, in the case of small cells, may prove to be variable. Still, for larger
cell designs, this method may prove to be acceptable.
Optical injection then appears to be an alternative approach to electrical injection for
measurement of CTE performance. It is desirable, however, to develop a method to overcome
the limitations imposed by projection optics, in terms of the restrictions on pixel size, the use of
sub-pitch apertures and the hardware itself, required to image a pattern on the device. Such a
method, utilizing the charge coupling capabilities inherent in CCDs is presented in the
following sections.
3.2 Test StructureTheoryUtilizing Exposure Control Gate
As discussed in Section 2.3, the basic architecture of a charge coupled imager consists of
a detector region and CCD shift register separated by a transfer gate region, which isolates or
allows interaction between the two regions. Exposure compensation, through the use of an
additional control gate that diverts signal charges to a drain during a portion of the integration
period, was also presented. The capabilities of the latter feature coupled with a unique
arrangement of similarly functioning structures with modified thresholds provides for a novel
optical injection test array (OTA). This arrangement can be used to form a signal pulse train in
the imager detector array, and allows for injection into and subsequent transfer through, the
CCD shift register in order to monitor charge transfer efficiency. Implementation of such a
structure for a linear imaging array is shown in Figure 3.2 below. On the end of the array
furthermost from the output structure (to maximize the number of transfers) an array of
additional cells is included. This array would contain N cells which would provide an injected
pulse train ofN pixels to be transported through the shift register during the test mode of
operation. These pixels are coupled to an exposure control gate, EXP2, of similar nature to the
exposure control gate utilized by the rest of the array except that it has a separate control line.
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Figure 3.2 Schematic of Optical Test Array
At each end of these N cells is placed one or more additional cells resembling the imager itself.
Outside of these cells, a covered cell is placed, which serves to delineate the test structure from
the rest of the active array and also, as we shall discuss later, provides for optional use of the
test array for diffusion crosstalk measurements.
For normal imaging, the EXP1 gate is pulsed
'on' for the leading portion of the line to
sweep carriers away to the lateral drain until the desired exposure period begins. During this
time, the EXP2 gate can function in a 'don't
care'
state of either being held 'on', 'off or pulsed
with EXP1. In the test mode, the EXP2 gate potential is lowered to allow for charge collection
into the N test cells. Meanwhile, as shown in Figure 3.3, the exposure control gate EXP1, for the
balance of the array, would be raised to a
'high'
or
'on' level which would serve to drain all
photo-generated charge to the lateral drains. At the end of given line cycle, the transfer gate
is pulsed, resulting in a parallel transfer of the N pulses to the
CCD shift register. Ideally, all
other cells in the register remain empty due to the previous actuation of EXP1. But, from the
previous discussion of diffusion MTF we realize that each of the pixels under illumination will
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Figure 3.3 Biasing and Channel Potential for Test Structure
have diffusion flux associated with them, losing some charge to pixels to the left and some
charge to pixels to the right. To first-order, the flux occurs between neighboring pixels and the
net flux in any one of the illuminated pixels is zero as each of the pixels have the same
aperture and structure. This is true for all pixels except for pixels at the very edge of the
imaging array, or adjacent to a covered pixel. In either of the above cases, the net flux is
negative because the outgoing flux to one side is not compensated by a return flux since no
photons are absorbed in the adjacent area. In the case of the above structure, illuminated pixels
0 and N+l serve to provide the return flux and balance the signal in the 1 and N photosites as
seen in Figure 3.4. This occurs even though sites 0 and N+l are drained through
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Figure 3.4 A Pulse Train (a) Suffering from Edge Diffusion Losses and Result
0?) from Compensated Test Structure with Active-Drained Adjacent Cells
EXP1 during the line time, because the diffusion process occurs prior to capture of the carriers in
the photodetector depletion region. (We note here that the density of charge collected in the
photodetector storage region actually modulates the depletion depth where a higher charge
density will tend to reduce the collection efficiency of a given cell, giving rise to potentially
higher diffusion losses. In general, this is a second-order effect and is ignored here.)
Thus we have described a structure for introducing and N pixel pulse train into the CCD
shift register to allow for subsequent clocking and measurement of charge transfer efficiency.
The structure requires the use of single additional input line for the control of the EXP2 gate
when used in conjunction with existing exposure control functions. More importantly, the
structure is activated simply and can be illuminated from a uniform source, requiring no special
optics hardware or accurate positioning. The illumination source would typically be the
available source used to verify imaging functionality and defect levels as part of a general test
schedule for the device. Final physical implementation and potential for further
simplification is dependent upon the available fabrication process and hence a discussion on
this topic follows.
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33 Fabrication and Process Technology
The fabrication of the test structure was carried out utilizing the clean room and test
facilities within the Microelectronics Technology Division of Eastman Kodak Company. The
process sequence selected is that which follows the Linear TGI design rules. This process is
presently used for all production and development of Kodak linear image sensors. The process
involves Through-the-Gate Implantation for the barrier regions in the CCD structures, hence
its name, which allows for maximized yield and design flexibility. More on this aspect of the
process will follow later. Key features of the process include the use of a phosphorus, N-type
buried-channel, dual-level polysilicon interconnect, dual layer active metal interconnect,
Tungsten-Silicide light shield and an array of implants for photodiode and FET options.
Minimum feature size is 1.8 um with 2 urn typical on most of the 14 patterning levels. A list of
these levels along with their standard level and GDS identification is summarized in Table 1.
All levels are typically utilized in any device, requiring greater than 230 individual processing
steps. Patterning is completed using IX lithography on Perkin-Elmer 641 scanners incorporating
Table 1. Linear Imager Mask Sequence for Fabrication
LAYER LAYER GDS HELD
MASK LEVEL NAME
AA1
ID
10A
ID
6
TONE
ClearActive Area
Buried-Channel 1 Implant BCH1 15A 9 Dark
Polysilicon 1 PLS1 20A 10 Dark
Poly 1 Barrier Implant BAR1 22A 11 Dark
Poly 2 Barrier Implant BAR1 25A 12 Dark
Polysilicon 2 PLS2 30A 15 Clear
N+ Source/Drain Implant NP1 43A 17 Dark
N Photodiode Implant NP2 46A 19 Dark
Photodiode Pinning Implant PINN 47A 20 Dark
WSi Light Shield LTSH 48A 21 Clear
Contact 1 CNT1 50A 22 Dark
Metal 1 MTL1 60A 24 Clear
Intermetal Contact VIA 70A 29 Dark
Metal 2 MTL2 80A 30 Clear
Passivation PSV 90A 34 Dark
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magnification compensation and specified level to level alignment of better than 0.25 um.
Starting material is 10-12 ohm-cm p-type epitaxial material on a degenerately doped p+
substrate. The basic structure for the CCD shift register is comprised of an implanted
Phosphorus buried-channel with a junction depth of approximately 0.45 um and surface
concentration of 2-1017 per cm3 . The buried-channel structure is used to obtain high transfer
efficiency as discussed in Section 2.1. Phosphorus is utilized over materials such as arsenic to
provide a deeper channel structure with higher fringing fields. The channel is overlaid with a
500 A silicon dioxide followed by two levels of polysilicon that form the clocking electrodes.
The doping/oxide combination gives a zero biased channel potential of approximately 6.5 volts
as shown in Figure 3.5. The process is designed for true, two-phase operation implying
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Figure 3.5 Channel Potential Profile (a) and Doping
Profile (b) for Storage Region of Shift Register.
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each polysilicon (poly) layer functions as an independent clock phase with it own barrier and
storage regions. This process allows for maximized separation between lines of the same poly
type, minimizing the possibility for shorting, and hence maximizing yield. The ability to
select the channel potential beneath a given phase to be either at storage, barrier, or combined
potential, also allows for a higher degree of flexibility in terms of the gate structure
configuration in cell design. The barrier regions are formed by an offsetting Boron implant on
the leading edge of each poly. These implants are self-aligned to the poly edges utilizing the
through-the gate implant (TGI)21 process mentioned above. The Boron implants, defined by
levels BAR1 and BAR2 in Table 1 and corresponding to polysilicon levels 1 and 2, respectively,
effectively compensate a percentage of the Phosphorus in the buried-channel resulting in a
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Figure 3.6 Channel Potential Profile (a) and Doping
Profile (b) for Barrier Region of Shift Register.
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decease in the net doping, and lowering the resulting channel potential. The junction depth of
these implants is very nearly equivalent to the buried-channel and results in end of process
doping and electrostatics profiles as shown in Figure 3.6. From these profiles, one can see that
the zero biased channel potential has dropped to approximately 25 volts. The difference in
the channel potential between the storage and barrier regions determines the charge capacity
for the structure a value in units of carriers/cm2-V from which one can determine the necessary
cell size to accommodate a desired charge packet size.
The photodetector options for this process are either photocapacitor structures of the
same construction as the shift register, simple N+ implanted photodiodes or pinned22 fljuried)
photodiodes. The latter of these structures is composed of a P+NP type sandwich
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structure shown in Figure 3.7b which provides for 'pinning' of the surface potential to the
substrate potential (zero volts typ.) and allows for a completely depleted N region below. The
N type middle layer is formed from the buried-channel implant plus the concentration is
increased by nearly a factor of two by an additional implant masked at level NP2 in Table 1.
The P+ pinning layer is a shallow Boron implant of high surface concentration (approximately
6-1017 atoms per cm^) defined as level PINN in Table 1. When this diode is coupled to a drain
through a transfer gate structure, which allows for charge removal, the complete depletion of
the N layer effectively
'pins'
the empty diode potential to some maximum level as shown on
Figure 3.7a. Thus, the final reset level of the diode is independent of the transfer gate or drain
potentials and can be accurately and repeatedly reset to a fixed potential. This feature
eliminates lag and reset noise from the structure and allows formultiple reset gates on the
structure to reset the diode to equivalent potentials. This last point allows for the
implementation of the exposure control gates to be used in conjunction with the diode. Light
shielded or 'dark
reference'detectors, utilized for dark current subtraction, can be obtained by
covering the desired detector with either of the two active aluminum metallization layers,
also used for interconnect, or by using the Tungsten-Silicide (WSix) level, LTSH, which is
deposited prior to many of the subsequent glass dielectric layers and sits closer to the actual cell
surface, providing less chance for light piping induced crosstalk and effectively
'darker'
reference cells.
Field effect transistors (FETs) for use in use in detection, input, amplifier, and clocking
circuits are derived from the implants used in the imager cell construction. There is not a
well'
structure (island region of opposing conductivity to the substrate) in this process such that only
n-channel devices are available. But the variety of implants utilized in the other areas of the
device, provide for several threshold options. These are listed in the Table 2 shown below.
Self-aligned source and drain regions are provided through patterning and subsequent Arsenic
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implantation at the NP1 level. Lightly-doped drain (LDD) regions can be added to any of
these configurations by offsetting the NP1 masking and adding the NP2 implant to the drain
region adjacent the gate. The LDD structure reduces hot electron degradation in short channel
FETs and can lower the effective input capacitance of FET buffer amplifiers,23 which is useful
for improving sensitivity of the output charge-to-voltage conversion circuitry.
Table 2. FETOptions for Linear TGI Process
Channel
FET Poly Channel Implant Threshold Potential
ID Level Schedule Voltage (VKate=0V)
SCH1B 1 BAR1 +2.0 -
SCH2B 2 BAR2 +2.0
SCH1 1 None ~0
SCH2 2 None -0
BCH1B 1 BCH+BAR1 -2.5 2.5
BCH2B 2 BCH+BAR2 -2.5 2.5
BCH1 1 BCH -6.5 6.5
BCH2 2 BCH -6.5 6.5
3.4 Actual Implementation ofDesign and Layout
The physical implementation of the design, for verification of performance of the OTA,
was through its use on an actual linear imager design- The device architecture selected was a
2048 element, three channel trilinear imaging array. The device is intended for use in low cost
color scanning applications, hence a relatively small pixel size of 9 um was chosen to minimize
device area and eventual cost. Color separation for each of the three channels would be red,
green, and blue in nature and would be provided through optional integral color filter post
processing utilizing patterned and dyed organic
layers. Readout of the three channels occurs in
parallel with a data rate of 10 MHz per channel being desirable for use in a multiplexed
analog-to-digital conversion scheme operating with > 30 Msps conversion rates (low cost 35
Msps, 8-bit A-to-D converters are presently readily available).
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3.4.1 Detector and Shift Register Architecture
The 9 um pixel size sets the horizontal pitch of the detectors in the imaging array as
well as the cell pitch in the shift register. The vertical cell spacing must accommodate the
entire cell structure including detector, shift register, and transfer gate including metal
interconnect and exposure control circuitry as shown in Figure 3.8. A large spacingmaximizes
chip design flexibility but it is undesirable from a signal processing point of view. The spacing
between color arrays on a tri-linear device effectively translates to line delays between the
channels, requiring that the output from two of the channels be delayed in time to match the
third channel. This is typically done in the digital domain using off-chip memory after the
CCD output has been digitized. In this case, the line spacing between channels has been
limited to eight, giving a maximum vertical cell distance of 8 x 9 um = 72 um. With an array
organization of R, G, and B, during scanning the red channel would see a given line Y first while
the green array is imaging line Y-8 and the blue channel is imaging line Y-16. Therefore,
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a total of 24 lines ofmemory, to delay the red and green channel outputs, would be required to
synchronize the image data for complete color line output.
A two-phase readout scheme for the shift register is adopted for simple clocking and
improved performance with complementary phase timingminimizing displacement currents
and hence lowering clock noise. With a single readout register, the 9 um cell lengthmust be
split between the phases. The e-beammask making process has a limited spot size of 02 um
requiring somewhat unequal phase lengths of 4.6 um for phase 1 (<&1) and 4.4 um for phase 2
(<I>2). To obtain the maximum charge capacity for the cell, the minimum feature size of 1.8 um is
utilized for the barrier lengths leaving storage lengths of 2.8 um and 2.6 um for each of <I>1 and
02, respectively, as shown in Figure 3.9. The shorter storage area of the <I>2 phase limits the
charge capacity. Two-dimensional SUPRA process modelling followed by electrostatics
(GEMINI) solution of the structure under biased conditions has been carried out and shows that
two-dimensional field effects lower the effective barrier potential and limit the charge
capacity to an even greater extent. Peak-to-peak clocking requirements for the shift
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register are dictated by the difference in channel potential between the barrier and storage
region, which in this case is a minimum of 4V, and will allow the storage potential of the
preceding phase to be brought above the barrier region of the following phase allowing for
complete charge transfer (see Figure 2.4). Amanufacturing tolerance of0.6 volts on the
channel potential difference between the regions, as well as the possibility of small barriers at
the edges of the gates due to etching variation, typically requires some overdrive for complete
transfer operation and 0-6 volt clock swings are selected. The channel potentials along the
direction of transfer, under typical clocking conditions are shown in Figure 3.10 where both
phases are assumed
'on'
simultaneously with a gate voltage of +3 volts, corresponding to the
50% crossover point of the two-phase clocking. Two conditions are shown; the 'empty
well'
case with no charge in the cell and a case corresponding to a near 'full
well'
condition.
t r
MICRONS
Figure 3.10 Two-Dimensional GEMINI Solution of Potential Within Shift
Across a Cell With Both Phases Asserted (Vgate = +3.0 Volts), Solid
Line is Empty Well Case. Dotted Line is Approaching 'Full-Well'.
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Charge storage in the CCD well is simulated in the electrostatics modeling by arbitrarily
raising the parameter that sets the Fermi potential for electrons in a given region. For the 'full
well'
case, the Fermi potential is continually raised to a level where it approaches
ten times the thermal voltage (10 kT) of the neighboring barrier potentials. This level is an
upper limit on the charge capacity before thermal emission will allow transport back over the
barriers and give rise to transfer inefficiency. GEMINI can be used once again to numerically
estimate the charge density per unit area. The calculated result is approximately 1.8-1010
electrons per meter of width, but we find this raw result to over estimate actual results by 20%
in most cases, thus a scaled value of 151010 electrons per meter is used. The charge capacity
per unit area figure, coupled with a desired output voltage swing, allows us to determine the
size of the shift register. Output structure sensitivities of 10 uV per electron or greater are
typically attainable with IX lithography limitations. Maximizing the saturated signal
charge level is desirable to extend the dynamic range of the device, however, system
limitations exist. Primarily, the illuminance reaching the sensor plane must be sufficient to
saturate the sensor otherwise the capacity is superfluous. Realistic limitations on signal swing
from bandwidth and linearity points of view, for both the sensor amplifiers and following
signal processing amplifiers, and ultimately the analog-to-digital converter input range,
present a maximum peak-to-peak output voltage of 2-3 volts typically. We also must not forget
the limitations that have been set for the channel-to-channel spacing, in this case given as 8X
the pixel pitch or 72 um, and scale the register accordingly. Choosing 2 V at 10 uV per electron
requires 200 K electrons full well. Thus, the minimum shift register width is given asW =
200000 e + 1. 5T010 = 1.33T0"5 m = 13.3 um. Charge transport through the shift register has
already been reviewed in Section 2 where Figure 2.5 illustrated the
transfer components for the
4.5 um phase length. Fringing field aided transport values showed a device of this size can be
run at upwards of 50 MHz clocking rates with transfer efficiency of better than 0.99999 per
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transfer. This should gives us more than adequate performance transfer performance at the 10
MHz desired operating speeds.
Sizing of the photodiode region is a somewhat simpler task. The desired aperture and
spacing of the photodetectors determines the cross-track area available. In this case the pitch
is the stated 9 um. The aperture is effectively 100% of the pitch. Isolation regions between
adjacent storage areas are provided by a P-type 'channel stop'region covered by a relatively
thick (4500 A) layer of thermally grown 'field' oxide. The detector pitch less the minimum
isolation linewidth, which is defined by the active area (AA1) masking step and subsequent
oxidation, sets the width of the active diode region. Out of the 9 um width, the channel stop is
patterned to 2 um and then thermally oxidized to approximately 4 um, leaving an active
storage width of 5 um. For the 'in-track' direction, the photodiode length is minimally defined
by the desired aperture plus a tolerance on each edge for misalignment of the light shield. If
WSix is utilized, the misalignment is only 0.25 um, but if the MTL1 level is used, the
alignment scheme allows for up to 0.5 ummisalignment. To minimize the cost of processing and
maximize device yield, MTL1 is utilized for the light shield on this device. Accordingly, the
photodiode storage length is sized to 10 umminimum. Asmentioned previously, the N type
region of the diode is completely depleted due to the P+ layer, resulting in a very high
capacitance per unit area structure. Two-dimensional modeling of a slice through the
photodiode structure using SUPRA again allows us to obtain the doping profile as shown in
Figure 3.11 below, and by inputting this profile into GEMINI once again, we can plot the
potential and calculate the charge per unit area. The signal swing of the diode is determined
by the pinning potential (empty diode) and by the minimum potential of the surrounding gates;
the 'off level of the transfer gate to one side, and the 'off level of the exposure control gate to
the other side as shown previously in Figure 3.3. To allow for 0-6 volt clocking of the exposure
and transfer gates as well, buried-channel structures including the barrier implants are required
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to maintain separation from the shift register. The 'off level of the transfer gate is then the
zero biased channel potential given as +2.5 volts in Table 2. The maximum swing on the diode is
then given as
AVPD = VPINN - (VTG off + 10 kT) (3.4.1)
= 5 V - (2.5 V + 0.26V) = 2.24 V.
GEMINI modelling for an effectively filled structure is shown in Figure 3.12, where the channel
potential (plus the built-in potential) versus diode width is plotted for half of the diode cell.
The modelling predicts a charge capacity of
2.4T010 electrons per unit meter of length.
Assuming the 10 um minimum length presented above, the diode capacity is approximately
240,000 electrons. Figure 3.12 illustrates the true fraction of the photodiode capacity when
utilized in this clocking scheme. Use of a surface channel transfer gate, with an 'off level near
zero volts, could utilize more of this capacity. But, the obtained value exceeds the design goal
for the shift register capacity of 200,000 electrons by 20% and scaling to any larger size will
serve only to provide an excess capacity.
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with (dash) and without (solid) signal charge.
Having sized the two major components for the imager, we move on to the transfer gate
and exposure control gate sizing considerations. Referring once again to the channel potential
drawings of Figure 3.3 we approach the transfer of charge first considering the structure as
operating analogous to a simple FET. The photodiode here would act as the source, the transfer
gate or exposure gate would act as the FET gate and the CCD storage well or lateral drain
would act as the FET drain. The source potential is limited to a minimum value of the empty
pinning potential of the diode (5 volts in this case) and with charge will have a somewhat
lower potential. Taking the lateral drain to serve as the FET drain we assume an externally
applied bias of 10 volts or greater. Lastly the FET gate is the exposure gate, EXP, itself which
has a threshold of approximately -2.5 volts, and as mentioned previously, will be biased to +6
volts under normal exposure mode operation. A minimum value for VDs will then be the
difference between the lateral drain potential and the minimum photodiode potential or +10 V
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- 5 V - +5 V. The effective VGg -Vj- value is difference between the exposure gate channel
potential and the photodiode potential which is approximately [+6V -(-2.5V)] 5 V = 3.5 V.
Since Vrjg is greater thanVqs-Vqs, and assuming the source could supply enough carriers to
form a channel, the FET would be operating in the saturated mode with a current equation
defined as:
IDS = 0.5k'(W/L)(VGS-VT)2. (3.4.2)
The value of k' (= peffCox) is process dependent and typically 20-10"6 for this process. We now
attempt o solve forW/L under typical operating conditions. If we plan to clock the device at a
frequency of 10 MHz, the resulting line time will be approximately 2048 IO"7 seconds = 200 usee.
Ifwe assume an over-exposure condition of 1000X saturation, then solving forW/L gives:
W/L = (1000-200,0O0-1.6-10-19 /20010"6)-2/[2010-6 (3.5)2 ] = 1.3-10"3. (3.4.3)
This is a very small value and leads one to realize that the gate sizing for the exposure or
transfer gate is not the limiting factor in their operation. The low charge density values
actually limit the potential for channel formation and the charge transfer process is governed
more like that of the transfer between stages of the shift register itself. Since the diode area
has constant doping along its 10 um length, the fringing field component is much smaller than
the shift register case. Similarly, since much of the true charge capacity of the photodiode is
not utilized, the charge density is lower than the shift register case, especially in the exposure
control casewhere a small amount of signal could be continuously drained off throughoutmuch
of the line time, thus the self-induced drift components are likely small as well. The charge
transfer from the photodiode can then be 'worst
case'
approximated by assuming diffusion
limited transfer. Using equation 2.2.2 with Dn = 10cm2/sec and the 10 um diode length, the
diffusion time constant is roughly 40 nanoseconds. In the case of the transfer gate, to drain
99.99% of the charge from the diode, we require 9.2 time constants or approximately 370
nanoseconds. This is on the order of 3-4 shift register cycles and does not add appreciably to the
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overall line time. The actual length of the transfer gate and exposure gates are then selected to
minimize additional transfer time through these regions as well and hence are kept to
minimum while still allowing for alignment and etch tolerances of the various layers on either
side of the gates. A gate length of 3-5 um is typical.
The rest of the unit cell is assembled in the allotted space using theminimum design
rules for such items as contact size, polysilicon spacings and metal spacings for each of the
transfer and exposure gates as well as the exposure drain. A sketch of the cell is shown in
Figure 3.13 with some of the primary layers shown. The width of the metal clock lines can be of
concern for long linear arrays with respect to RC degradation of the clocking waveforms. At
high clocking rates, the line resistance coupled with the shift register capacitance represents a
transmission line and can severely limit the clock waveform as it travels across the shift
register. This distortion can be approximated through the use SPICE simulations of ladder
networks and the relatively short length (< 20 mm) of this device makes this of little concern in
this case, however, it is desirable to maximize the clock interconnect for the best speed and
electromigration resistance. The overall required cell area for the combined shift register,
photodiode, transfer and exposure control sections fits neatly within the desired vertical
spacing. The remaining length has been taken up by increasing the photodiode storage and
shift register areas to extend charge capacity as an added measure. Physical layout was
completed using KIC layout tools developed by the University of California at Berkeley,
running under UNIX on an ELXSI mainframe. A plot of the actual implementation at a
magnification of 2500X is shown in Figure 3.14.
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Finally, we briefly discuss the output detection circuitry implemented on the device.
Conventional techniques are used here with charge-to-voltage conversion occurring at a
resettable floating diffusion. This node is directly coupled to a two-stage source follower
network, as shown in Figure 3.15, which provides power gain to drive external connections.
Surface channel devices (SCH1 from Table 2) are used for the drivers devices since they have
much lower body effect parameters and hence provide better linearity over a wider operating
range than due buried-channel devices. The zero volt threshold, which actually shifts about
0.5 V positive due to the body effect, also keeps the drive transistors saturated when the input
voltage, Vq|, of the first stage is equal to Vrjr> This allows one to tie the reset transistor drain
directly to VDD and eliminate the need for the separate biasing supply VRr> which was
included in Figure 2.7. The reduced body effect and slightly higher mobility values of the
surface channel devices also tends to raise the voltage gain from roughly 0.8 per stage to 0.9
stage, improving the net responsivity. For improved performance, these devices are LDD
(lightly doped drain) type structures, which lowers their input capacitance as discussed
earlier, and also provides relief from hot electron degradation. Buried-channel devices
(BCH1B) are used for the first and second stage loads since their negative thresholds allow for
0 voltVrjs biased operation (i.e., the gate can be tied to the source which is in turn grounded),
with the transistor W/L ratio sized to for the appropriate load current. This
'self-biased'
operation eliminates the need for internal or external bias generation and lowers noise by
eliminating V<^g variation potentially caused by clocking transients coupling in through the
interconnect lines. A summary of the output structure FET parameters are shown in Table 3. The
final stage has been tailored to achieve 9-bit accuracy (-54 dB settling) at 10 MHz clocking
rates while driving a 10 pF capacitive load. The charge-to-voltage conversion ratio at the
device output is predicted to be 10 uV per electron and is limited by the total capacitance
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Figure 3.15 Output Detection Circuit and Buffer Schematic
at the floating diffusion, including the first stage buffer input capacitance, the diffusion
capacitance itself plus parasitic capacitances due to interconnect. This is roughly the maximum
achievable value given the existing design rules.
Table 3 Output Structure FET Parameters
FET W/L
Stage Type Ratio JDS vGs
Ql SCH1 6 (eff) 150 uA 2.3 V
Q2 BCH1B 20/10 150 uA OV
Q3 SCH1 130/2 750 uA 1.5 V
Q4 BCH1B 94/10 750 uA OV
56
3.4.2 Optical Test Array (OTA) Architecture
Realization of the optical injection test structure itself is a derivative of the standard
imager cell design of Section 3.4.1. The most obvious implementation would be to provide
isolated connection to the exposure gate on the test cells, allowing for independent actuation of
these gates. The polysilicon used for the exposure gate could be pulled back from the adjacent
imager cells and a separate clock line would be provided for the test gates providing the
structure shown previously in Figure 3.2. Referring to the brief discussion above on RC limited
deterioration of the clocking waveforms, we note that it is desirable to maximize the metal
interconnect width of the clock lines to improve high speed operation of arrays. In fact, for
arrays of 4000 or greater elements in length, RC distortion limits device operation24 to the
neighborhood of 10 to 15 MHz. Coupling this fact with the desire to keep the channel to
channel spacing between arrays to a minimum, the addition of a separate clock line for the
injection structure is generally undesirable.
A simplified incorporation of the structure makes use of a dual mode of operation of the
lateral drain bias in conjunction with a modified threshold voltage for the test exposure control
gate EXP2. We note that the lateral drain is commonly biased to the positive most supply
applied to the imager, typically the Vqq line. This bias level is typically in the range of 10
to 15 volts and provides a deep potential sink for the draining off of carriers during the
exposure limiting mode. One will note that the pinned potential of the photodiode is on the
order of 5 volts or so and that adequate draining of charge would still occur if the lateral drain
potential were reduced to approximately 5.5 volts. Hence, this drain line could be swung
between 5.5 volts and VDD with little impact on device operation. Reviewing the available
threshold voltages for various gate structures in Table 2, we note that the SCH1B and SCH2B
structures have positive values. By utilizing one of these gate types for the EXP2 control, a
voltage in excess of VT + VPtNN = 2 volts + 5 volts = 7 volts would have to be applied in order to
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drain the photodetector in the test cells. Conversely, the photodetectors would retain charge
for any voltage less than 7 volts.
If the EXP2 gate is now tied back directly to the adjacent lateral drain bias, two modes
of operation can be envisioned. In the normal imaging mode, the lateral drain, LOD, is biased
toVjjd and the standard imaging cells with exposure controlled through gate EXP1, function as
discussed earlier. In this mode EXP1 can be pulsed 'on' at the start of the line and returned 'low'
at some later period to commence integration of charge, or can be left
'low' during the entire line
for continuous integration. In a second mode of operation, which we'll call the CTE test mode,
the EXP1 gate is turned 'on' continuously, which drains all the generated signal carriers
collected in the standard imaging cells to the lateral drain. At the same time, the drain bias is
reduced from Vrjrj) to a level above 7 volts but not below 5.5 volts. Coupled with the higher
threshold gate structure of EXP2, this drops the EXP2 potential to a value below the pinning
potential and allows charge to be stored in these pixels, while still providing a deep enough
potential to maintain the drained state of the standard imager cells. The end of line transfer
occurs as usual for both modes but in the latter case, only the optically generated pulse train
from the test structure is introduced into the CCD shift register for transfer down the array.
The amount of signal injected can be limited by adjustment of the LOD voltage. As
mentioned above, the signal swing is limited to a minimum of approximately 5.5 volts to insure
that the standard imager cells remain continuously drained while in the test mode. With a
threshold of +2 volts on the EXP2 gate, the 5.5 volt bias puts the channel potential at nearly 3.5
volts. From Figure 3.16 we can see that this is slightly higher than the channel potential for
the transfer gate, TG, in its 'off state. This insures that in the test mode, the maximum charge
level in the photodiode will be close to the normal saturated image charge level, yet will also
be limited by EXP2 to prevent blooming. Any smaller amount of signal can be injected by
increasing the LOD bias until the point where the EXP2 gate potential meets the pinning
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Figure 3.16 Channel Potential Diagram for Simplified Structure.
potential of the photodiode and the stored charge level falls to zero. To the first-order, the
signal level will vary in an inversely linear fashion with respect to the LOD bias. For very
narrow cell designs, two-dimensional effects will modulate the lateral potential profile,
resulting in lower incremental changes in charge capacity per unit change in diode potential as
the diode approaches the empty state. Such is the case here with the present design as shown
in the curved empty diode profile of Figure 3.12 in the previous section.
The optical test array can be now represented schematically by Figure 3.17, where N
has been limited to ten. In the actual implementation, the left hand side of the structure is as
shown while the right hand side includes an additional 2 light shielded pixels to aid in
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separating the test array output from the imaging array output. The entire test block then
includes N+ 6 (16) cells. This adds less than 1% to the device length and no additional
interconnect lines. The layout of a test cell pair from the KIC editor output is shown in Figure
3.18 below and the entire test block is shown in Figure 3.19.
Lateral Drains
Exposure
Gates
^g^EXPi
<I>2*-
<DtO 1 1 L I
nl Inl In
CCD Shift Register
E III
N Pixel Optical Injection
into CCD During Test Mode
Figure 3.17 Schematic of Simplified Optical Injection Structure
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Figure 3.18 Actual Test Cell Implementation using KIC Layout Tools (2500X)
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Figure 3.19 Actual Test Array Implementation using KIC Layout Tools (1000X)
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The CCD imager channel arrangement is shown in it entirety in Figure 3.20. The 2048 active
pixels are centered within the array. On the output end of the device, ten light-shielded 'dark
reference'
pixels are added to allow for dark current subtraction in normal imaging operation.
The sixteen cells of the optical test array are placed at the opposite end of the array.
Additional blank or 'dummy' CCD cells are added to the ends of the shift register to provide
space for attaching the output circuitry and interconnect as shown.
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Figure 3.20 CCD Imager Single Channel Schematic Representation
The resultant timing requirements must include all the shift register elements for complete
cycling of the signal charge. Figure 4.21 shows the timing for an entire line with an expanded
view of the photodetector to shift register timing. Each clock cycle is referenced as an element
count designated by 'e'. The entire line time or integration cycle is given as Tint whereas the
exposure duration during the line is given as xexp. Control of transfer from the photodiodes to
the shift register is specified by the periods xpd, discussed in Section 3.4.1 and Ttg, which
allows time for charge to settle from beneath the transfer gate. The length of the EXPn
actuation is dependent on desired exposure and can be varied from zero to the entire line
duration, with
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rising and falling edges specified as coincident with the drive clock edges to minimize transient
artifacts. Final layout of the trilinear array was completed resulting in an 18-pin configuration
for external interconnect includingmultiple substrate contacts for improved ground bounce
suppression. Masks were made using electron beam lithography (MEBES) with a 0.2 um spot
size and fitted with pellicles for defect reduction during processing. After receipt of masks the
standard fabrication cycle was completed on 4 inch wafers, each containing some 218 device die.
The processing was followed by parametric evaluation of process monitor structures to insure
processing limits had been maintained and rudimentary shorts and diodes testing to check for
basic interconnect integrity on each device.
64
4. Experimental Results
4.1. Testing Hardware
Image testing of the devices requires that the timing and control signals be applied to
the device in a manner similar to if not identical to the actual scanner hardware. The Linear
TGI process was designed around the capability of standard commercial high-speed CMOS
(HCMOS) and advanced CMOS (ACT) devices. These devices are used as the interface between
the timing generation unit and the actual imager clock lines, as they have high speed
capability (> 20 MHz) and high current drive (50 mA per output) in compact, low cost packages.
The CMOS outputs of the devices allows for 'ganging
'
together of several outputs to enable
driving higher capacitance loads without current-hogging problems associated with bipolar
output stages. A maximum supply voltage rating of 6-7 volts allows these parts to be used with
the 0 to 6 volt clocking requirement of the process, achieving the peak-to-peak level shift
upward from normal logic swings of less than 5 volts. Series resistors are used on the driver
outputs to achieve optimum damping of the drive clocks to minimize overshoot and reduce feed-
through to the device output buffers. The immediate sensor support circuitry is shown in Figure
4.1. Timing is supplied by a single chip programmable logic device (ALTERA EPM-5032) which
is configured to form a state machine with a 12-bit counter capability. All clocks and timing
events are triggered at a given counts and are essentially independent of clocking frequency.
This allows for variable speed operation simply by changing the master clock input frequency.
The master clock signal, generated by a TTL compatible CMOS oscillator, is six
times the CCD shift register clocking rate to allow for precision generation of the output reset
pulse and any other signal processing control pulses within any given clock cycle. Supply
requirements for the sensor board are simple, requiring only a singleVcc supply ranging
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Figure 4.1 Sensor Support Electronics for General
Device Operation and Test Structure Verification
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from 9.5 to 12 volts. The clock line supply is generated by using a step down regulator to
achieve the desired 6 volt level. In normal imaging operation, all other supplies are tied
either to ground or toVqq as shown in Figure 4.1. To implement the testmode of operation, an
additional supply is required to adjustVlqd over tne desired signal range to vary the injected
charge level. An external Hewlett-Packard variable power supply and voltmeter are used to
adjust and monitor the LOD bias over the range of operation. The device outputs are buffered
for short circuit protection and additional power gain by high bandwidth, unity gain emitter-
follower stages.
The circuit discussed above is used both for wafer level image screening of devices and
testing of the devices in final package form. For ease in device and electronics manipulation,
verification of the optical test array operation has primarily been carried out on assembled
devices. Good die were screened at image test and placed in a custom 18 pin, dual in-line
package with a clear cover glass sealed with a B-staged epoxy. A package sketch and pinout
are shown in Figure 4.2.
INJECTION DIODE : ID
GRN CHAN, EXP. CONTROL: EXPG
BLU CHAN, EXP. CONTROL: EXPB
CLOCK PHASE 1: PHI1
RESET CLOCK: PHIR
LATERAL DRAIN.LS: LOD
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CoverGlass
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VSUB: SUBSTRATE CONTACT
TG: TRANSFER GATE CLOCK
EXPR: RED CHAN, EXP. CONTROL
PHI2: CLOCK PHASE 2
RD: RESET DRAIN BIAS
VIDR: RED CHAN OUTPUT
VSSA/SUB: AMPLIFIER RETURN
VIDG: GRN CHAN OUTPUT
VDD: AMPLIFIER SUPPLY BIAS
Figure 4.2 Dual In-line Package Sketch and Pinout
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4.2. Basic Device Performance
Basic device operation and performance was initially carried out at a 1 MHz shift
register clocking frequency on monochrome devices. The integral color filters, which would
normally be on a completed device, were not used for testing because themodulation of the
responsivity due to the filter transmission differences between Red, Green, and Blue could cloud
the initial test structure performance data. The light source consisted of a MacPherson, 75 Watt
Xenon Short Arc Source followed by aMelles-Griot Hot Mirror (03MHG007, 0 degree) to cut out
longer wavelength visible and infrared radiation beyond 700 nm. In the normal imaging mode,
a saturated signal swing of 1.85 volts was obtained. Figure 4.3 shows the characteristic device
output at 1 MHz for a line and one can observe the photoresponse non-uniformity (PRNU) of less
than 2 percent. Figure 4.4 shows the output signature for a single pixel compared to theOl shift
register clock and OR output detector reset clock. The three distinct levels correspond to (a) the
reset switch
'on' level, (b) the reset switch 'off level (shifted due to feed-through and charge
injection from the switch) and (c) the actual signal charge level. The net signal swing
corresponding to the image is determined by subtracting level (b) from level (c) on a pixel by
Video Level
Reset Level
Figure 4.3 Device Output for an Entire Line
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'on'
Reset 'off
Signal Level
<D1 Clock
Reset Clock
Figure 4.4 Device Output Expanded to Show a Single Pixel Waveform
pixel basis. In general, levels (a) and (b) remain quite constant changing only by the noise value
associated with the effective resistance of the reset switch. The charge-to-voltage conversion
factor, Fqy , for the device output structure is obtained by plotting the average device reset FET
current as a function of output signal voltage and calculating the slope, ctV/diRD. At a fixed
operating frequency, fcLK' anc* duty cyc^e (DC) corresponding to duration that the video is
active over the course of a line time, the conversion is given as:
FqV = cCV/ctIRD fcLK DC . q (volts per electron). (4.2.1)
In the case of this design, the three channels are illuminated in parallel and the reset current
measured is the sum total. Without the color filters on the device, the output voltage swings
for each of the channels is identical (illumination source roll-off between the adjacent arrays is
negligible due to their relative proximity. The dV/ctIRD value is then obtained by plotting
the sum output current against the sum output voltage. Using equation 4.2.1 at 1 MHz, and the
data shown in Figure 4.5, the device conversion factor was measured at 9.95 uV per electron.
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The charge capacity can be calculated by dividing the saturated output voltage by the
conversion factor. This gives a value of 180,000 electrons.
The exposure control operation was verified by maintaining a constant illumination
level at the sensor plane and varying the extent of the EXPn gates from an always 'off
condition to durations of various fractions of a line and finally to an always
'on'
condition. The
photographs of Figure 4.6 illustrate the operation of this feature; showing both the sensor
output signal from a Gaussian input image and the duration of the EXPn gate actuation. The
first case shows the response without utilizing the exposure control. This is followed in
sequence by actuating the EXPn gate for relative exposures of 90%, 80%, 70%, 60%, and 50%.
The final case case shows that with the EXPn gate held
on'
constantly with all of the image
charge being effectively drained away prior to line transfer. We note that this is the necessary
condition for appropriate operation of the image injection test structure.
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Figure 4.6 Sensor Output Voltage Variation Versus EXP Gate Duration;
(a) 100% (b) 90% (c) 80% (d) 70% (e) 60% (f) 50% (g) 0% of Line Time
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43 Optical Injection Structure Performance
The performance of the optical injection test structure was initially verified at 1 MHz
operating frequencies. First the illumination level was set for several hundred millivolts of
output signal. Then the timing was adjusted such that the EXP gates for all the channels were
asserted as in the case of Figure 4.6g above. Then the LOD bias was adjusted to 6.0 volts and the
output signal was observed. As anticipated, a pulse train ten pixels in length, was observed at
the array output near the end of the line. As shown in Figure 4.7, the pulses are very well
matched with no leading or trailing edge artifacts. This figure also indicates the absence of
transfer inefficiency effects at this low clocking frequency ( i.e., CTE > 0.999999, this is the
realistic measurable limit here.) Operation independent of clocking frequencywas subsequently
Figure 4.7 Operation of Optical Test Array at 1 MHz
verified by changing themaster clock oscillator, from 6MHz to 24 MHz and then 60 MHz.
Figure 4.8 shows the corresponding OTA operation at the net increased clock rates of (a) 4 MHz
and (b) 10 MHz. The test array performs well at both of these frequencies and shows that 4
MHz operation of the device is also free from charge transfer inefficiency effects. Figure 4.8b,
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however, also shows a leading edge loss from the pulse train and a bit of tail following the
train. Closer inspection, shown in Figure 4.8c, shows the trailing loss total to be 8 millivolts.
This matches the leading edge loss from the first pixel of the test array. Using equations 2.5.2
and 2.5.3 with the total loss Vi equal to 8 mV, the signal Vs equal to 400mV, the number of
phases p equal to 2 and the total number of stages N equal to 2084, the inefficiency per transfer e
is calculated to be 4.8 10"6. The efficiency is then 1-e = 0.999995 per transfer. The range of
operation of the LOD biasing was also investigated. The analysis of Section 3.4.2 placed a
lower LOD bias limit of approximately 5.5 volts beyond which the LOD potential would be
lower than the EXP1 potential and charge could be injected backwards from the LOD to the
photodetector. This level in actuality is conservative since the pinning potential of the
photodetector is nominally at 5 volts, although it may vary 0.5 volts in normal processing.
Hence, charge will still be drained from the detector for up to at least another 0.5 volt decrease
in the LOD bias level. Figure 4.9a shows the OTA output as well as some surrounding cells after
the LOD bias has been lowered to 5.5 volts. We note that the active imager cells are injected
charge into the shift register implying that the LOD potential is indeed above the diode
pinning potential. This again agrees well with our predictions except that the injection level
appears to be non-uniform from pixel-to-pixel. Figure 4.9b shows the output for two entire lines
of output and shows a significant lower frequency pattern of non-uniformity across the entire
array length as well. A first guess at an explanation, is a variation in the photodiode pinning
voltage. If the EXP gate voltage is uniform across the array, the detectors would
'fill-up'
uniformly with charge to the EXP channel potential. Any variation in pinning potential would
result in a variation in the stored charge. Further investigation showed that a similar effect
occurs on the device in the standard imaging section when the device is operated in the exposure
control mode as can be seen in close inspection of Figure 4.6. In this mode, the photodiodes are
ideally all reset to their pinning potentials and the charge collected is a function only of the
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Figure 4.9a OTA Pattern Non-uniformity at 5.5V LOD
Figure 4.9b OTA PatternNon-uniformity at 5.5V LOD - Expanded
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ensuing exposure, provided the exposure is limited below saturation. If the diodes were all
truly pinned, any variation in the pinning level would not appear in the output signal. A
parametric test structure used to measure the pinning potential of the photodiodes as a process
monitor, was included in the mask design and laid out in such a fashion as to resemble the
imager cell architecture. A schematic representation of this monitor device is shown below in
Figure 4.10, which shows gates are included to mimic the EXP and transfer gates and the CCD
gates. The ends of the structure are coupled to N+ diodes to allow for current injection for
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Figure 4.10 Pinning Potential Parametric Test Monitor
channel potential measurement. The test monitor can be utilized to measure the channel
potential as a function of gate bias of the EXP and transfer gates as well. Figure 4.11a shows
operation in this mode whereby a small current ( If =10 nA) is forced across the EXP barrier from
a source connected on the far end of the photodiode-like region and the forcing voltage, Vs, is
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recorded. Sweeping the EXP gate voltage through its range of operation allows one to measure
the potential beneath the EXP gate. The drain and 'CCD' gate are strongly biased to act as
sinks for the forcing current. The results for two adjacent test structures are shown in Figure
4.11b. The curves show a linear relationship between the applied bias and the resulting
channel potential, Vs. At the far right, under more positive bias, the plot levels off indicating
the pinning potential of the photodiode has been reached. One expects this abrupt change as
the potential transitions from a gate controlled state to the diode limited state. But the plots
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show a change of slope at approximately 3 - 3.3 volts of applied bias. The slope then continues
to decrease until the pinning potential is reached. We also note both curves end at the same
potential, indicating that the diode pinning voltage is the same but the intermediate slopes
are different. The intermediate slope indicates a decrease in the transconductance of the
structure. We attribute this decrease to an increase in the effective channel length of the
structure, caused by the presence of parasitic barriers introduced at the EXP gate edge. The
complexity of the pinned diode structure leads to the formation of parasitic barriers. The three
distinct doping regions are the net result of up to four implantation steps (BCH, BAR2, NP2, and
PINN are used to form the present diode structure) plus various oxidations, oxide etchback and
polysilicon etching steps, which compound the structure at the photodiode to gate edge. Figure
4.12 shows the potential diagram similar to Figure 4.11a but includes the effects of the
parasitic barriers. The reducing slope that occurs in Figure 4.11b occurs when the transfer gate
potential begins to reach a level deeper than the barrier potential and two-dimensional effects
act to reduce the barrier. The barrier height is the difference in the Vs potential from the point
where the slope begins to decrease to the point at which the slope reached zero. From Figure
4.11b, the height of these barriers can be several hundred millivolts. The variation in the
barrier heights is the theorized cause of the potential variation in the injection structure signal
levels at lowered LOD biases. Figure 4.13 shows an expanded view of the barrier region of the
plot of Figure 4.11b. A barrier height difference of 110 millivolts is measured between these
structures that correlates well with the variation in device output (note the output signal swing
and net photodiode potential swing are nearly 2:1 over the device operating range). Depending
on the absolute barrier height and length, the barrier may or may not be completely pulled
down by two-dimensional effects during normal exposure operation. The test structures shown
here indicate marginal operation out to 7 volts or greater and explain the slight variations of
Figure 4.6.
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Figure 4.13 Expanded View of Channel Potential Versus Gate Voltage
of Test Monitor Showing Difference in Barrier Heights
The formation of parasitic barriers to some degree during processing is virtually
impossible to prevent although they can beminimized by process accommodations. For proper
exposure control implementation, theymust be reduced to such a level that the minimum
specified EXP clocking level adequately pulls the barriers down to completely pin the
photodiode, other wise non-uniformities in the device response will produce unacceptable
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imagery. For the operation of the OTA, the barriers present a minor impact in that the test
array output cannot cannot be set by the varying the LOD bias level. We note that this mode of
operation was not intended from the outset as threshold variation of the EXP gate across the
OTA would most likely provide undesirable accuracy of the structure, but itmight prove useful
in terms of limiting the maximum injected signal. We note that the OTA can still function in a
precisemanner for CTE measurement if higher LOD biasingmust be applied, by lowering the
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Figure 4.14 OTA Output at with LOD Bias at 6.5 Volts
(a) showing Non-uniformities and (b) with 0.7 ND Filter
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injection exposure level to a point where the signal level is maintained beneath the barrier
levels. Figure 4.14 shows two cases of the OTA output where the LOD bias is set at 6.5 volts.
The first case shows the output non-uniformity caused by the barriers. The second case has the
same set-up conditions butwith a 0.7 density lower exposure. The signal level has dropped
accordingly but the pulse train uniformity has been recovered. The upper level on the LOD
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Figure 4.15 Onset of OTA Operation at an LOD Bias of 6.9 Volts.
biasing for OTA operation was determined by lowering the exposure level as the LOD level was
increased. Figure 4.15 shows the onset of OTA operation with the LOD biased to 6.9 volts. This
very close to the projected upper limit of 7 volts.
Thus, the overall functionality of the optical test array has been verified for use as a
tool for CTE measurement with frequency independent operation. The range of operation is
within predicted limits of applied LOD bias levels . Ideal operation in an automated mode for
manufacturing is obtained by adjusting the LOD bias near the minimum level, allowing for a
positive margin of manufacturing tolerance on the EXP gate threshold + pinning potential
value. For this device and process, this appears to be approximately approximately 6 volts
and allows for a maximum injected signal ranging from zero to nearly 800mV, depending on
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exposure. To accommodate larger signal swings, the OTA storage capacity can be scaled to the
required level by sizing relative to the normal imaging diodes (where space permits.) Thus,
one canmeasure CTE over the entire operating signal range of the sensor and hence predict
transfer MTF degradation of the device over the same range.
Since one defines the aperture MTF by design of the photodetector and the transfer MTF
can be obtained from the abovemeasurements, one needs only to gather data for the remaining
MTF limiting factor, the diffusion component, to be able to describe the entire sensorMTF. From
observations of the OTA operation, we note this structure provides a method of predicting this
component aswell. This is discussed in the following section.
4.4. Alternative Use of OTA ForDiffusion Crosstalk Measurement
As discussed previously in Section 2.4.1, diffusion crosstalk can play an important role
in limiting the MTF performance of CCD imagers, especially when imaging longer
wavelengths. Equations 2.4.1.2 and 2.4.1.3 gave us an indication of the MTF effects of diffusion
but as pointed out in Section 2.4.1 are deficient in treating effects from isolation regions between
detectors or from structures incorporating absorbing or reflecting boundaries from the underlying
substrate configuration. Hence, the MTF deterioration may be underestimated in some cases,
thus actual measurement of diffusion crosstalk data from neighboring photosites is desirable for
accurate predictions. The optical test array provides a method of acquiring this data.
Referring back to Figure 3.2, the injection array consists ofN cells that are used for
signal injection into the shift register in the test mode. During the normal imaging mode, these
sites are drained of collected charge. However the adjacent cells on each end, designated cell 0
and N+l are imaging in a mode similar to the normal cells. Next to them, the cells -1 and N+2
are light shielded. In our actual implementation, the array ends to the left of cell -1 and there
are additional light shielded pixels designated N+3 and N+4 on the right hand side, prior to
the array of active pixels. In the normal imaging mode, pixels 0 and N+l produce output
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16 OTA PIXELS
PIXEL -1 0 N+l N+2
Figure 4.16 Tail End of Imager and OTA Output in Normal Imaging
Mode and (b) Expanded View Showing Individual OTA Cell Output
equivalent to the standard imager cells less diffusion crosstalk to pixels -1 and N+l
respectively while pixels 1 and N
'trade'
crosstalk components with 0 and N+2 during imaging
but, since they are drained prior to the shift register transfer period, they produce a true zero
level output (except for negligible CCD accumulated dark current) signal. Upon readout, cells -1
and N+2 contain the crosstalk signals from 0 and N+l only. Figure 4.16 shows the output from
the tail end of the imager including the OTA under normal imaging operation. One notes that
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the aperture which defines the pixel edges at the ends of the array is subject to the
misalignment and magnification errors of the fabrication process but by having two opposing
edges adjacent to cells 0 and N+l, which are patterned in close proximity, the local
magnification errors are insignificant and the misalignment errors are can be subtracted by
taking the average signal from pixels 0 and N+l and the average crosstalk from pixels -1 and
N+2. The proximity of the pixels within the OTA (< 100 um center to center between pixels 0
and N+l) insure relative illumination uniformity of the measuring pixels, although averaging
of the cells will remove any non-uniformity values as well. Since the N center pixels of the
OTA are now drained, they serve as a coarse indication of CTE performance in thismode of
operation as any charge found in the Nth through 0th would indicate a loss from the N+lth
imaged cell and the data could be rendered invalid.
4.4.1 DiffusionMTF from Adjacent Crosstalk Theory
Measurement of the adjacent crosstalk provides a useful measure of the diffusion
occurring between imager cells. To quantify this data in terms of device imaging capability, we
wish to derive an expression for the diffusion MTF as a function of the measured values. In
Section 2.4.1 the resultant diffusion spread was a function of hyperbolic cosines. An
approximate form which is similar in shape yet much easier to deal with analytically, is to
use a Gaussian function for the spread of the charge of the form:
f(x) = ^Wexp
( 2 \
x
V 2a2; (4.4.1.1)
In illuminating a pixel with an aperture Ax, as in the above discussed case, the response we
measure is from a stimuli equivalent to a unit box function instead of a delta function. Hence the
final signal distribution, which we let equal y(t), is acquired by convolution of the Gaussian
function with the box function25 and has the general form:
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y(t) = f^x) f2(t-x) dx
J-oo (4.4.1.2)
where fT (t) is a box function and f2(t) is the Gaussian. This is shown graphically in part in
Figure 4.17with a box function of width T = Ax and the mirrored, shifted Gaussian f2(t-x). At
this point we make the assumption that the diffusion charge is collected entirely in the first
adjacent pixel to either side of the illuminated pixel. This is a good approximation to first
order for pixels in the seven um range or larger regime illuminated with wavelengths in
f (t-x) f (x)
2 1
-3T/2 < t < -T/2
Figure 4.17 Graphical Example (in Part) of Convolution ofGaussian and Box Functions
visible spectrum (the data in the following section verifies this assumption for this device in
particular) . For smaller pixels, the reduced capture cross-section of the detector storage area
and deeper relative absorption depth, begin to extend the crosstalk to further adjacent cells.
The complete convolution is carried out in Appendix E, yielding a closed form expression
Table 4 Gaussian and Box Function Convolution Solution
t range $1 ^2 y(t)
t < -3T/2 - - 0
-3T/2<t<-T/2 [t-T/2]/o [2t +T]/a erf(^) -erf($2)
-T/2<t<T/2 [t-T/2]/o [t +T/2]/a erf($2) +erf(^)
T/2<t<3T/2 [2t-T]/a [t + T/2]/a erf($2> -erf(^)
t >3T/2 - - 0
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simplified by use of the error function.26 The solution over the applicable range of integration
is summarized above in Table 4. Numerical values of y(t) have been calculated and tabulated
in Table 5 for a pixel aperture of 9 um and example sigma values of 0.5, 1.0 and 2.0 um. The
resultant diffusion profile and effects of various a values are shown in Figure 4.18.
Table 5 Comparison of Diffusion Spread Values Versus Sigma
for[T = 9] a = 2.0 a = 1.0 a = 05
t *1 %2 y(t) Si %2 y(t) Si S2 y(t)
-13 -8.75 -8.5 0 -17.5 -17 0 -35 -34 0
-10 -7.25 -5.5 0 -14.5 -11 0 -29 -22 0
-5 -4.75 -0.5 0.308 -9.5 -1 0.159 -19 -2 0.022
-4 -4.25 0.25 0.599 -8.5 .5 0.691 -17 1 0.841
-2 -3.25 1.25 0.894 -6.5 2.25 0.994 -13 5 1
0 -2.25 2.25 0.976 -4.5 4.5 1 -9 9 1
+2 -1.25 3.25 0.894 -2.5 6.5 0.994 -5 13 1
+4 -0.25 4.25 0.599 -.5 8.5 0.691 -1 17 0.841
+5 0.5 4.75 0.308 1 9.5 0.159 2 19 0.022
+10 5.5 7.25 0 11 14.5 0 22 29 0
+13 8.5 8.75 0 17 17.5 0 34 35 0
a OS-
Sigma = 2
-15 -10 -5 0 5 10 15
Distance
0.0 I ' i
-15 -10 -5 0 5
Distance
(C)(a) (b)
Figure 4.18 Example Diffusion Profiles for T=9
with (a) a = 2, (b) a = 1 and (c) a = 0.5.
To make use of the diffusion crosstalk data, the determination of an actual function must be
obtained fitting an appropriate sigma value to y(t). This is done iteratively, by selecting a
starting sigma value, determining the spread function, integrating the profile across the
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adjacent pixel distance and finally comparing the resultant value with the percentage
crosstalk measured. Sigma values are varied until the desired accuracy is obtained, hence this
process is numerically intensive. A Fortran program to implement this operation has been
implemented27 and has been run on an IBM mainframe which allowed for a high degree of
fitting accuracy, the results of which are shown in the following section.
Once the diffusion profile is matched, the object width can be effectively de-convolved
from y(t) by insertion of the calculated sigma, back into the pre-convolved Gaussian function.
This then gives the effective point-spread function and determination of the actual diffusion
MTF from the diffusion profile is determined simply by taking the Fourier transform of this
function. Kami and Byatt2^ show the transform pair
(0,
Kt) = = exp I - A
2<k \- 4
2 2
<=> F(co) = exp-|
(4.4.1.3)
from which the LHS of the pair can be re-written as
( 2 2^
(W3JT
exp
(4.4.1.4)
where
a =
n VT
(4.4.1.5)
But equation 4.4.1.4 is the general form of the normal function of x, with which we are familiar
and hence substituting 4.4.1.5 into the RHS of 4.4.1.3 yields
F(co) = exp-[ | =exp-
o
v a J
= exp-
coV
(4.4.1.6)
Letting co = 2nJ, the transform, and hence the diffusion MTF approximation, is given as:
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MTFdiff = Ho) =exp-(2^2/2a2) (4 4A ?)
Thus, we now have a new function for approximating the diffusion MTF of the sensor which
allows for actual measurements to be interpreted, and also accounts for the effects of cell
structure and layout modifications not accounted for by the Seib model. With the diffusion
component ofMTF being measurable, the entire deviceMTF can now be determined. We follow
now with diffusion measurements, the determination sigma for various wavelengths, and then
calculate the diffusion MTF and total device MTF functions.
4.4.2Diffusion Sigma andModifiedMTF Calculations
Carrier diffusion effects on MTF are, as we have pointed out earlier, wavelength dependent due
to the strong function of the absorption coefficient on wavelength. Thusmeasurement of the
crosstalk components requires the use of narrowband illumination for the data to bemeaningful.
We are interested primarily in the visible range of imaging hence, we again make use of the
Melles-Griot Hot Mirror (03MHG007, 0 degree) to cut out longer wavelength visible and
infrared radiation beyond 700 nm. We also use a set of Oriel narrowband isolation filters with
peaks of 450 nm, 550 nm, and 650 nm with 50% transmission bandwidths of25 nm,32.5 nm, and
40 nm, respectively. The optical test array output was measured at 1 MHz clocking rates using
each filter and adjusting the signal to an equivalent level of 600 mV. Figure 4.19 shows the
device output at each of the three wavelengths. The signal values and calculated crosstalk
percentage, tabulated in Table 6, show the increase on crosstalk from 5.6% at 450 nm to 95% at
650 nm. Values for the primary and crosstalk signals are determined by taking the average of
the left and right pixel values to compensate for light shield skew as mentioned above. The
percentage value is calculated as [ crosstalk / (primary + crosstalk ) ] to account for all of the
signal charge. Diffusion profiles for each wavelength were fit to the data using the
aforementioned Fortran program, yielding the plots of Figure 4.20 and sigma values
summarized in Table 7.
Figure 4.19 Diffusion CrosstalkMeasurement at (a) 450 nm (b) 550 nm and (c) 650 nm
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Table 6 Diffusion Crosstalk Measurement Data
Wavelength
(nm)
Primary
Signal (mv)
Crosstalk
Signal (mV)
Percentage
(%)
450
550
650
3.90
3.92
3.90
.23
.31
.41
5.57
7.33
9.51
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Figure 4.20a Calculated Diffusion Profile at 450 nm
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H- 0^3/91 HJE OBJECT PROFILE
niFFuaoN aim is
i.szkio"1
ntlJnCCNI [NTCN3III D.033
UFNELENBIH-BSQ Ml
m
Figure 4.20c Calculated Diffusion Profile at 650 nm
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Table 7 Calculated Diffusion Sigma Values vs. Wavelength
Wavelength (nm) a(um)
450 1.07
550 1.48
650 1.97
The diffusion MTF is calculated by insertion of the Table 7 sigma values into equation 4.4.1.7.
The MTF values are shown in Table 8 and plotted in Figure 4.21. When compared with the
plots of Figure 2.13, one notices lower MTF values than predicted with the Seib model. The
shape of the curve is also somewhat different due to the Gaussian fitting. Since this device is
Table 8 Calculated Diffusion MTFValues UsingMeasured
Crosstalk and Gaussian Function
lambda=(nm) 450 550 650
sigma=(um) 1.07 1.48 1.97
f (cy/mm) f/fnyq MTF MTF MTF
0.06 0.00 1.000 1.000 1.000
5.56 0.10 0.999 0.999 0.998
11.11 0.20 0.997 0.995 0.991
16.67 0.30 0.994 0.988 0.979
22.22 0.40 0.989 0.979 0.963
27.78 0.50 0.983 0.967 0.943
33.33 0.60 0.975 0.953 0.918
38.89 0.70 0.966 0.937 0.891
44.44 0.80 0.956 0.918 0.860
50.00 0.90 0.945 0.898 0.826
55.56 1.00 0.933 0.875 0.789
61.11 1.10 0.919 0.851 0.751
66.67 1.20 0.904 0.825 0.711
72.22 1.30 0.889 0.798 0.671
77.78 1.40 0.872 0.770 0.629
83.33 1.50 0.855 0.741 0.587
88.89 1.60 0.836 0.711 0.546
94.44 1.70 0.817 0.680 0.505
100.00 1.80 0.798 0.649 0.465
105.56 1.90 0.777 0.618 0.426
111.11 2.00 0.757 0.586 0.388
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built in a relatively thin (8 um) layer of lighter doped epitaxial material on a highly doped
substrate, the interface between the two layers presents itself as a reflecting boundary for
electrons due to the positive doping gradient. Thus as carriers diffuse away from the surface or,
in the case of longer wavelength light, if they are generated deep beneath the surface, the
reflecting boundary increases the probability for collection. But the potential for further
lateral diffusion is also increased as the carrier diffuses back toward the surface, hence the
MTF is deteriorated. Upon review of the crosstalk signal values, we note that a significant
amount of crosstalk is observed even at 450 nm. Intuitively, the relatively low crosstalk
increment from 450 nm to 650 nm is not accounted for when one looks at the large absorption
coefficient change between the two wavelengths. This directs our attention to the isolation
region between the photosites that is patterned at 2 um and consists of a region of very low
electric fields and no depletion region (see Figures 3.11 and 3.12.) The lack of a depletion region
1.0-1
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2
g 0.5-
3
Q
^
0.3-
450 nrr
- * 550 nn
1
0.2"
A 650 nrr1
0.1 -
0.0- 1 1 1
0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0
f/fnyq
Figure 4.21 Diffusion MTF UsingMeasured Sigma and
Gaussian Approximation Imager with 9 um Cell Size
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creates a zone that can contribute significantly to lateral diffusion and yet is virtually
insensitive to wavelength. This is where the Seib model breaks down, especially when the
isolation width is a significant percentage of the overall pixel pitch. This region would
account for the high crosstalk observed at the low wavelengths.
4.5 Complete DeviceMTF Calculations
Having obtained measurements of both diffusion crosstalk and charge transfer
efficiency as well as analytical association of these elements to their relative MTF components,
we are now in a position to calculate a completemodulation transfer function for the CCD
Table 9 ImagerMTFComponents and Total MTFData
2048 Element CCD ImagerMTF
9pm Cell, Full
Aperture
10 MHz Operation, 550 nm Illumination
f (cy/mm) f/fnyq Apert. MTF CTE MTF Diff. MTF Total MTF
0.06 0.00 1.000 1.000 1.000 1.000
5.56 0.10 0.996 0.999 0.999 0.994
11.11 0.20 0.984 0.996 0.995 0.975
16.67 0.30 0.963 0.991 0.988 0.944
22.22 0.40 0.935 0.986 0.979 0.903
27.78 0.50 0.900 0.979 0.967 0.853
33.33 0.60 0.858 0.973 0.953 0.796
38.89 0.70 0.810 0.967 0.937 0.735
44.44 0.80 0.757 0.963 0.918 0.669
50.00 0.90 0.699 0.960 0.898 0.602
55.56 1.00 0.637 0.959 0.875 0.534
61.11 1.10 0.572 0.960 0.851 0.467
66.67 1.20 0.505 0.963 0.825 0.401
72.22 1.30 0.436 0.967 0.798 0.337
77.78 1.40 0.368 0.973 0.770 0.276
83.33
88.89
94.44
1.50
1.60
1.70
0.300
0.234
0.170
0.979
0.986
0.991
0.741
0.711
0.680
0.218
0.164
0.115
100.00
105.56
111.11
1.80
1.90
2.00
0.109
0.052
0.000
0.996
0.999
1.000
0.649
0.618
0.586
0.071
0.032
0.000
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Figure 4.22 2048 Element CCD Imager MTFComponents and
Total MTF for 10 MHz Clocking and 550 nm Illumination
imager discussed herein. Recalling equation 2.4.1.1, we calculate the aperture MTF. From the
CTE measurements of Section 4.3, combined with equation 2.4.3.7, the charge transferMTF is
determined. Cascading these results with the diffusion MTF results of the previous section,
gives the total device MTF. Table 9 has the component values and the total MTF for the imager
running at 10 MHz clockingwith 550 nm illumination. Figure 4.21 follows with the plot of the
data from Table 9. One can see that the aperture MTF component still dominates the overall
MTF with the CTE and diffusion components having the largest impact at the Nyquist
frequency. Figure 4.22 plots the total MTF for 450, 550,and 650 nm illumination and shows the
effects of wavelength on the overall MTF. Again, the effect of the aperture component on the
overall modulation reduces the difference between the three wavelengths to a lesser value
than as one might predict from the diffusion MTF curves alone.
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Figure 4.23 2048 Element CCD Imager Total MTF for
10MHzClocking and 450, 550, and 650 nm Illumination
5. Conclusions
Electronic imaging has brought about the emergence of new imagingmarkets such as
camcorders and handheld scanners and has allowed the re-definition of existing markets such
as document copiers and film scanner. The detector of choice for the coming decade is the CCD
image sensor due to its inherent systems integration advantages including high performance,
low power consumption and small size. Ever improving manufacturing technology is bringing
the sensor cost lower while performance demands becomemore stringent. A novel structure for
the measurement of CCD imager performance is presented here.
An optical injection test array (OTA) has been described, which allows for injection of
signal into the imager via simple optical means. By actuation of a single additional control
gate, one can place the device in a mode whereby charge transfer efficiency (CTE) can be
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measured or, in an alternate mode, one can evaluate diffusion parameters of the photosites.
The combined outputs, along with knowledge of the cell structure, allow one to estimate the
complete sensor modulation transfer function (MTF) characteristics.
The OTA has been designed and verified using a 2048 element linear CCD imager as the
vehicle for implementation. Basic CCD operation has been demonstrated followed by the
proof of concept of the test array itself. The OTA makes use of a modified exposure control
structure which allows for the signal from the standard imaging portion of the array to be
discarded while a pulse train of N equal valued pixels is injected into the shift register to
monitor the transfer efficiency of the array. Diffusion artifacts in this test mode are suppressed
through the inclusion of additional offsetting cells, whose charge is also drained. Operation
has been verified over a decade of operating frequencies (1 MHz through 10 MHz) with
measurements exceeding an efficiency accuracy of 0.999995 per transfer. The range of operation
has been determined to be within manufacturing tolerances although it has been limited
somewhat by the presence of small barriers brought about by themanufacturing process. It was
also found that in the standard
'imaging'
mode of operation of the device, the structure presents
a useful signal pattern for the extraction of diffusion crosstalk parameters between adjacent
photodetectors.
Utilizing the information extracted by the OTA, the device MTF components have been
calculated and plotted. The charge transfer inefficiency for this device has been found to have
a relatively small effect on overall MTF even at operating frequencies of 10 MHz, as predicted
by early discussions on the charge transport of cells having a 9 um pitch. The diffusion
crosstalk however, demonstrates an MTF component significantly lower than the model
presented by Seib. Second-order effects from the cell structure including fabrication in p on p+
silicon and field oxide isolation regions, which are not treated in the model, account for the
difference. The wavelength dependence of the crosstalk has been verified as well. However,
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the full aperture MTF of the device is the dominant limiting factor of MTF performance even at
wavelengths of 650 nm as shown by plots of the total MTF over various wavelengths.
Improvements in the OTA structure may be observed by increasing the number of
diffusion offset cells on the edges of the injection cells to separate higher order effects from
longer wavelength sources. Similarly, the number of covered isolation cells could likewise be
increased for improved measurement accuracy of the crosstalk component itself in longer
wavelength/shorter cell width cases, although both of these improvements come at the
expense of more device area. Also, improvement could be observed in the elimination of the
parasitic barriers at the actuating gate edge, which would allow for improved
'headroom' in
terms of the maximum level of charge, which can be injected into the array. As a final note,
since its inception and verification, the OTA is being implemented on several new linear device
designs within Eastman Kodak Company and software has been implemented on automatic
testing equipment (ATE) which allows for actuation of the test array and automated extraction
of both CTE and diffusion parameters for production testing of image sensors.
98
6. Acknowledgment
The author wishes to acknowledge the efforts of the members of theMicroelectronics
Technology Division of Eastman Kodak Company for their support in the fabrication and
parametric testing of the device wafers and assembly of packaged devices, and especially the
work of EricMeisenzahl and Sally Maus for their efforts on generating the sensor support
printed circuit board.
99
7. References
1T.H. Lee, et al., "A 4 Million Pixel CCD Image Sensor",SPJE, Charge Coupled Devices and
Solid State Optical Sensors, Vol. 1242, p.10, 1990
2R.L.Nielsen, H.J. Erhardt, J.A. Littlehale, R.H. Philbrick and K.J. O'Brien, "High
Performance Linear Imaging Sensors for Scanning Applications", Electronic Imaging '88, p. 156;
May, 1988
3A.S. Grove, Physics and Technology of Semiconductor Devices, Wiley, New York, p. 264,
1976
4M.F. Tompsett, "The Quantitative Effects of Interface States on the Performance of Charge-
Coupled Devices", IEEE Transactions on Electron Devices, Vol. ED-20, No.l, Jan. 1973.
5R. H. Walden, et al., "The Buried Channel Charge Coupled Device", The Bell System
Technical Journal, Vol. 51, Sept. 1972.
^J.E. Carnes, et al., "Free Charge Transfer in Charge-Coupled Devices", IEEE Transactions
on Electron Devices, Vol. ED-19, No. 6, p. 799, June 1972.
7D. W. Engeler, et al., "Surface charge transport in silicon". Applied Physics Letters, Vol.
17, No. 11, p. 469, Dec. 1970.
8D.F. Barbe, "Imaging Devices Using the Charge Coupled Concept", Proceedings of the IEEE ,
Vol. ED-63, No.l, p. 38, Jan. 1975.
9R. Lees, L. Bernstein, H.J. Erhardt, R. Godden, G. Kennel, D. Kessler, A. Kurtz,
J. Loveridge, L. Moore, and R. Sharman,
" High-Performance CCD Telecine for HDTV",
SMPTE Journal, Vol. 99, No. 10, Oct. 1990.
10J. W. Coltman, "The Specification of Imaging Properties by Response to a Sine Wave
Input", Journal of the Optical Society of America, Vol. 44, No. 6, p. 468, June, 1954.
nW. C. Dash, and R. Newman, "Intrinsic Optical Absorption in Single-Crystal Germanium
and Silicon at 77 K and 300 K", Physical Review, Vol. 99, No. 4, p. 468, Aug., 1955.
12D. H. Seib, "Carrier Diffusion Degradation of Modulation Transfer Function in Charge
Coupled Devices", IEEE Transactions on Electron Devices, Vol. ED-21, No.3, p. 210, Mar. 1974.
13W. B.Joyce and W.J. Bertram, "Linearized dispersion relation and Green's function for
discrete-charge-transfer devices with incomplete transfer", The Bell System
Technical Journal, Vol. 50, pp. 1741-1759, Sept. 1971.
14M.J. Howes and D.V. Morgan, Charge-Coupled Devices and Systems, Wiley, Chichester,
U.K., pp. 105-107, 1979.
100
15R. W. Brodersen, et al., "Experimental Characterization of Transfer Efficiency in Charge-
Coupled Devices", IEEE Transactions on Electron Devices, Vol. ED-22, No.2, p.40, Feb. 1975.
1^M. Kimata, et al., "Low-temperature Characteristics of Buried Channel Charge-Coupled
Devices", Japanese Journal of Applied Physics, , Vol. 22, No. 6, pp.975-980, Jan. 1983.
17M. F. Tompsett, "Surface Potential Equilibration Method of Setting Charge in Charge
Coupled Devices", IEEE Transactions on Electron Devices, Vol. ED-22, No.16, p.305, June 1975.
18S. P. Emmons, et al., "A Low Noise Input With Reduced Sensitivity to Threshold Voltage",
Technical Digest of IEDM, Washington D.C., p.233, Dec. 1974.
19D. J. Sauer, et al., "Design and Performance of a CCD Comb Filter IC", RCA Review ,
Vol.41., p.43, Mar. 1980.
20A. Nussbaum and R.A. Phillips, Contemporary Optics for Scientists and Engineers,
Prentice Hall, Englewood Cliffs, p.128, 1976.
21D. Losee, et al., U.S. Patent 4,613,402, Sept. 1986.
22B. C. Burkey, et al., 'The Pinned Photodiode For an Interline-Transfer CCD Image Sensor",
Technical Digest of IEDM, San Francisco, p.28, Dec. 1984.
23E. G. Stevens, "A Low Noise CCD Electrometer Using Buried-Channel LDD NMOSFETs",
M.S. Thesis, Rochester Institute of Technology, June 1987.
24H. J. Erhardt, Design notes and SPICE simulations for a tri-linear CCD array, June, 1990.
25J. Sullivan, Unpublished Results.
26A. Papoulis, Probability, Random Variables and Stochastic Processes, Second Edition,
McGraw -Hill, p.47, 1984.
27J. Sullivan, Unpublished Results.
28S. Kami and W. J. Byatt, Mathematical Methods in Continuous and Discrete Systems,
CBS Publishing, New York, p. 170, 1982.
101
8. Appendix A Charge Transport Calculations for 9 um Cell
The following table summarize the values used for charge transport calculations. A 9 um by 20
pm cell size, 4.5 um phase length with 2 um barriers carrying 100000 electrons is chosen. A<1> is
2 V relating to the minimum potential across the barrier (see Figure 2.2.2) region. The field is
higher directly adjacent to this region but lower again in the storage areas.
Input Parameters:
Phase length L: 4.50E-04 cm eo 8.85E-14 F/cn
Xn: 4.50E-05 cm esi 11.7
nd: 3.00E + 16 cm~3 eox 3.9
tox: 5.00E-06 cm Pi 3.14159
no: 1.85E+1 1 cm-2 o 2 V
miu.n 4.00E +02 cm2/V-sec q 1.602E-19 Coul
Dn 1.03E+01 cm2/sec kT/q (23C) 0.02586 V
Cell Width: 2.00E-03 cm #ele<st. /cell 100000 e-
Calculated Parameters:
Ceff.FF
Ceff.SI
Emin
tff
tsi
tdiff
1.73E-08 F/cm2
1.82E-08 F/cm2
1241 v/cm2
9.06E-10 sec
1.98E-10 sec
7.83E-09 sec
Calculated n(t)/no:
time (ns) DIFFUSION SELF-
INDUCED
FRINGING
0.1 8.00E-01 6.64E-01 8.96E-01
0.5 7.60E-01 2.83E-01 5.76E-01
1 7.13E-01 1.65E-01 3.32E-01
2 6.28E-01 8.99E-02 1.10E-01
3 5.53E-01 6.18E-02 3.65E-02
4 4.86E-01 4.71E-02 1.21E-02
5 4.28E-01 3.80E-02 4.02E-03
6 3.77E-01 3.19E-02 1.33E-03
7 3.32E-01 2.75E-02 4.43E-04
8 2.92E-01 2.41E-02 1.47E-04
9 2.57E-01 2.15E-02 4.87E-05
1 0 2.26E-01 1.94E-02 1.62E-05
1 1 1.99E-01 1.77E-02 5.37E-06
1 2 1.75E-01 1.62E-02 1.78E-06
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9. Appendix B ApertureMTF Derivation
The aperture MTF of an imager is defined as the modulation in the device output signal with
respect to themodulation of an input sine wave. In an imaging sense, we consider a normalized,
spatially varying sinewave input with period T such as in Figure BI. We first consider the case
where the input frequency is equal to the effective Nyquist frequency of the imager. Hence, the
corresponding sensor pitch P would be equal to T/2. The aperture is defined around the
sampling points with width 28. The modulation of a given signal is defined here as the
-T 12 -T /4
U-Pitch=P= T /2
T /4 T 12
Figure BI Offset Sinewave Input Signal.
maximum difference between signal samples. The MTF is then defined as the modulation of the
output divided by the modulation of the input; the input being normalized in this case. We note
the pixelization of the imager provides an average signal value integrated across the aperture
28 for each sample.
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The signal of Figure BI can be represented by:
f(x) = (1 + sincOox).
The average value of f(x) over an interval Ax is defined as
(Bl.l)
Ax
Then the average signal around the sampling point Sj can be represented as
(B1.2)
T
--L+5
^i=M_i^r(1+sinC0x)dx- (B1.3)
Carrying out the integration we have
&=-k{x-i-0ms(i3oX)
T
1+5
4
"i 25"K COS CO[~T + S)"C0S0("T""S)
and employing the trigonometric angle sum and difference equations we get
isi = iJ2o-4-48 1 cor coscoj
- loos to 0(8) -sin co J - jsinco0(8)
ooscoJ - |cosco0(-8) -sin co J - J sin co0(-8)
2jc
Noting that co 0= and that sin(-x) = -sin(x), the above equation reduces to
/ = J25- [0 + sinco0(8)l -[0-sinco0(8)]l
^M'-i:51'5 (B1.4)
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bimilar to equation B1.3, the average value around sampling point S2 can be represented as
T *
_ 1 f4 1
JS2=25JT -<l + sinco0x)dx, (B1.5)
4
and integrating as before we obtain the result
/5=^|o+^-sinco08l. (B1.6)
The resulting modulation of the samples, and hence, the MTF since the input is normalized,
is then defined as the difference between equations B1.6 and B1.4 as follows:
MTFA= modulation = fa - fa= (B1.7)
sin co 08
co8
(B1.8)
T
Substituting for the aperture width, Ax= 28 and the pitch of the pixels on the imager, P = = ,
2 co0
we get:
n Ax
sin =r
\2 P .
MTFA= -7 T-T-- (B1.9)
2 P
We note the relationship of the aperture to pitch ratio in determining MTF with the smaller ratio
giving rise to improved MTF. This is intuitive in review of figure BI where the narrower aperture
will result in a higher average signal during S2 and a lower average signal during Sj.
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The extension of equation 1.8 to the generalized case over varying input frequency is
analogous to the aperture over pitch ratio previously discussed. Figure B2 shows the case
where the input frequency is reduced from 1/2 to 1/4 of the sampling frequency. The decreased
f(x)
- x
/ f=1/2P
f=1/4P
12 -V /4 T' 14 V 12
Si b2 ^
Ax
Figure B2. Sampling Dispersion at Lower Frequencies
frequency disperses a greater number of samples over the same period, thereby effectively
reducing the relative aperture. The resulting modulation, now occurring between samples Sj and
S3 is therefore increased by including the ratio f/fnyq in each of the terms in the numerator and
the denominator of equation B1.9. Equation B1.10 then gives the generalized aperture MTF
over varying input frequency and imager cell geometry.
sin
MTFA
f 71 Ax
f 2 P
nyq
7t Ax
2 P
nyq
z
(B1.10)
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10. Appendix C DiffusionMTF Calculations
Input Parameters
Cell Size
Ld (Dep. Depth)
Lo (Dif Length)
9
3.5
50
lambda
um
Um
um
rm
fnyq =
500
55.56
600 700 800 900
alpha /um 1.20 0.43 0.22 0.11 0.04
Calculated MTF:
freq (cy/mm)
0.06
f/fnyq
0.00
L
49.99
MTF
1.000
MTF
1.000
MTF
1.000
MTF
1.000
MTF
1.000
11.11 0.20 13.77 0.999 0.978 0.922 0.816 0.597
22.22 0.40 7.09 0.999 0.955 0.855 0.692 0.432
33.33 0.60 4.75 0.998 0.937 0.808 0.620 0.359
44.44 0.80 3.57 0.997 0.922 0.774 0.573 0.317
55.56 1.00 2.86 0.997 0.910 0.748 0.541 0.291
66.67 1.20 2.38 0.996 0.900 0.728 0.517 0.273
77.78 1.40 2.04 0.996 0.892 0.712 0.498 0.259
88.89 1.60 1.79 0.996 0.884 0.699 0.484 0.249
100.00 1.80 1.59 0.995 0.878 0.688 0.472 0.241
111.11 2.00 1.43 0.995 0.873 0.678 0.462 0.234
Input Parameters
Cell Size 9 um fnyq = 55.56
Ld (Dep. Depth)
Lo (Dif Length)
5
50
lambda
um
um
nm 500 600 700 800 900
alpha /um 1.20 0.43 0.22 0.11 0.04
Calculated MTF:
freq (cy/mm)
0.06
f/fnyq
0.00
L
49.99
MTF
1.000
MTF
1.000
MTF
1.000
MTF
1.000
MTF
1.000
11.11 0.20 13.77 1.000 0.988 0.945 0.847 0.627
22.22 0.40 7.09 1.000 0.977 0.897 0.743 0.474
33.33 0.60 4.75 1.000 0.967 0.864 0.684 0.406
44.44 0.80 3.57 1.000 0.960 0.840 0.645 0.368
55.56 1.00 2.86 0.999 0.953 0.822 0.618 0.344
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66.67 1.20 2.38 0.999 0.948 0.808 0.598 0.327
77.78 1.40 2.04 0.999 0.944 0.796 0.583 0.314
88.89 1.60 1.79 0.999 0.940 0.787 0.571 0.305
100.00 1.80 1.59 0.999 0.937 0.779 0.561 0.297
111.11 2.00 1.43 0.999 0.934 0.772 0.553 0.291
Input Parameters
Cell Size 18 urn fnyq = 27.78
Ld (Dep. Depth) 3.5 um
Lo (Dif Length) 50 um
lambda rm 500 600 700 800 900
alpha /um 1.20 0.43 0.22 0.11 0.04
Calculated MTF:
freq (cy/mm) f/fnyq L MTF MTF MTF MTF MTF
0.03 0.00 50.00 1.000 1.000 1.000 1.000 1.000
5.56 0.20 24.86 1.000 0.991 0.966 0.914 0.779
11.11 0.40 13.77 0.999 0.978 0.922 0.816 0.597
16.67 0.60 9.38 0.999 0.966 0.885 0.744 0.495
22.22 0.80 7.09 0.999 0.955 0.855 0.692 0.432
27.78 1.00 5.69 0.998 0.946 0.829 0.651 0.389
33.33 1.20 4.75 0.998 0.937 0.808 0.620 0.359
38.89 1.40 4.08 0.998 0.929 0.790 0.594 0.336
44.44 1.60 357 0.997 0.922 0.774 0.573 0.317
50.00 1.80 3.18 0.997 0.916 0.760 0.556 0.303
5556 2.00 2.86 0.997 0.910 0.748 0541 0.291
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11. AppendixD Charge Transfer InefficiencyMTFDerivations
In the z-domain, theN- stage, CCD shift register transfer function is given as:
H(z)
(1-e)
-,N
L(l-z_1e)J
-N
If we define the Fourier equivalent of z as
z= exp Mt-
'elk
= exp (jA)
where A = 2k- . Letting the bracketed portion of the RHS of equation Dl.l be
v t^;
represented by T, and by using Euler's relation we have
1-e
r =
(1 - ecos A - jesin A)
Multiplying the numerator and denominator by the conjugate of the denominator and
simplifying we get
r=.
1-e [( 1- ecos A) + jesin A]
[( 1 - ecos A) - jesin A] [( 1 - ecos A) + jesin A]
(Dl.l)
(D1.2)
(D1.3)
r =
( 1-e) [( 1-ecosA) - jesin A] (1-e) [( 1-ecosA) - jesin A]
(1-ecos
A)2
+e2sin2A l-2ecos A +
e2cos2
A + e2sin2A
r=
(1-e) [( 1-ecosA) - jesin A]
l-2ecos A + e
At this point, we review the phasor form of a transfer function as
H(f)=Aexp(-j<}>)
where the magnitude A and phase <t> are given as
2 2
!
A={[ReH(f)r+[ImH(f)r}2
(D1.4)
(D1.5)
(D1.6)
<(> = -tan
-l ImH(f)
ReH(f)
(D1.7)
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Then, if H(f) is raised to the power p, the resulting transfer function H'(f) and its associ
ated components are
H'(f) = [Aexp(-jcb)]P = APexp(-jP<t>), (D1.8)
A'
= AP (D1.9)
and
V=ffy- (D1.10)
By substituing D1.4 and utilizing Euler's relation again, in the form of exp (-j6) = cosQ-
jsin 8, equationDl.l is given in the frequency domain as
tj/a r^N/ a a\n f(l-e) Kl-ecosA)-jesinA]H(f) = F (cosA-jsmA) =i '- (
[ l-2ecosA+e
N
(cosA -jsin A) I . (Dl.ll)
Multiplying and simplifying we get
H(fHO-e)
9 09
[cosA -jsin A - ecos A + jecosAsinA - jecosAsinA + j sin A]
H(f) =J (1-e)
1 - 2ecos A + e
[(cosA-e) -jsin A]
N
N
1- 2ecos A+e
Utilizing D1.6 and D1.9 and substituting back for A the magnitude response can be calculated
as
H(f)l =
1
(1-e)
[cos A- 2ecos A + e2+ sin A] 2 .
H(f)| = (1-e)
1- 2ecosA + e
[1 -2ecosA+e2]2
N
1- 2ecosA+e
N
|H(f)|=i(l-e) 1 - 2eco
V fclk
N
(D1.12)
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Utilizing D1.7 and D1.10 and substituting back for A the phase response can be calculated
as
f
<t> = - N tan-i
sin 2jt
f.dk
cos 271
f
f,elk
-e
(D1.13)
-N,By inspection ofDl.l, we note that the z term in the RHS of the equation denotes the
ideal delay through the N stages of the shift register. This term has a phasor form of
z"^
= exp(-27tN-^
fdk
having unity magnitude and a phase shift of -2rcN- . Since one expects the known delay
dk
of the shift register, it is most useful to express the phase shift less this term giving
Ait = -N tan
sin 27t
f.dk
cos
V "elk /
+ 2tcN (D1.14)
elk
The equivalent result, in somewhat simpler fashion is obtained from the phase shift of
the
r^
term itself giving
A<|> = -Ntan -
e siri 271
V 'elk /J
1-e cos 27i
f.elk
(D1.15)
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12. Appendix E Convolution of Gaussian and Box Function forDiffusion Profile
Determination of the resulting diffusion profile from illuminating a single pixel with aperture
(or object) width T and assuming a Gaussian spread function requires the convolution of box
function of width T with the general Gaussian function. The sigma for the resulting function,
also a Gaussian form, is determined by fitting of the measured crosstalk to this function.
The general form of convolution is given as:
f4~
yit) = f^t) * f2(t) = fjd) -f2(t-T) dx (El.l)
We define the box function as fj(t) and the Gaussian as f2(t) . NotingGaussian functions
are symmetric, then:
If f2( t) is defined as :
f2(t-t) = f2(t+T)
f,(t)
cW~27i
exp
f ^\
V 2a1)
(El.2)
(E1.3)
then using E1.2 and E1.3 we can write
f2(t-T) =^!rH-
(T+tr
2a'
(E1.4)
We note that this is still the form of the normal distribution but shifted with a mean
of (-t). In general form, the integration of the RHS of El.4, over any Xj and x2 , has the
solution given as
1 r
zM=^wLex*
x2+ t
d+tr
'
2a2
Xj+ t
dx
a J *n a
=G(y-G(cJl),
(E1.5)
(El .5b)
(E1.6)
where G (cp = erf(cp+ , allowing for solution from tabulated values of erf(cp. Equation
El5b is valid over any t and a. For cases where has negative values, G (-) =1
- G (cp.
n:
Graphically, the convolution is shown in Figure El. This figure is also useful in determining the
limits of integration as illustrated by the five cases.
CASE I: t < -3T/2
CASE II: -3T/2 < t < -T/2
CASE III: -T/2 < t < +T/2
CASE IV: T/2 < t < 3T/2
CASE V: 3T/2 < t
Figure El Graphical Representation ofGaussian Convolved with Box Function
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Analytically, we have the following:
For case I:
3T
t<_-
2~' y(t)=0 (El.7)
For case II:
3T T ft+T
y(t) = I
T f2(t-t) f^xJdx (El.8a)
x2=t+T,x-, = -y,
For case III:
T T
-y^+T,
T T
X2-2-'xl-~2-<
For case IV:
T 3T
T
x2=y'Xl=t_T'
For case V:
y(t) = G
f \
2t+T
^ a J -G
( T \
I a )
t +
T
y(t)=G|
a /
-G
v a J
I'
2
y(t)=
['
f2(t-x)f1(x)dx
t-T
T^|
t +
y(t) = G|
3T
t>4r, y(t)=o
a /
( \
2t-T
*n a /
(E1.8b)
y(t) =
[_*
f2(t-x) f^x) dx (E1.9a)
(E1.9b)
(El.lOa)
(El.lOb)
(El.ll)
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Referring back to equation E15c, we note that the valuesj and cj2 can take on negative or
positive values. The general solution of El 5b can be specified in terms of the error function for
each of the four cases of^ and ^2 as follows.
If c; j and c;2 are both positive:
y(t) = G(42) -G(r41) = erf(c;2)+l/2- [erf (^) +1/2]
y(t) = erf($2> -erf(^) (E1.12)
If cj| is negative and cj2 is positive
y(t) = G($2> -GH1) = G(^2) -tl -G(^)]
y(t) = erf($2) + l/2 1 + [ erf (^)+l/2]
y(t) = erf(S2) + l/2 1+ erf (^) + 1/2
y(t)= erf($2) +erf(^) (E1.13)
If1 is negative and2 is negative
y(t) = GH2) -GK1) = 1-G(c;2) [l-GC^)]
y(t) =1- [ erf (2 ) + 1/2] - { 1 - [erf (^) +1/2]}
y(t) =1- erf (2)- 1/2-1 +erf(c;1) +1/2
y(t) = erf(^1) -erf(2) (El. 14)
If c;| is positive and ^2 is negative
y(t) = G(-42) - G(^) = 1 - G(f;2) - G(^i)
y(t) =1- [ erf (^ ) + 1/2 ] - [ erf (c^) +1/2]
y(t)=l-erf <$2>-V2- erf (c^)- 1/2
y(t) = -erf (cj2) -erf(^) (E1.15)
We note this last solution is not possible, and in fact is not a valid case since it implies that x2
be greater than x-i as bounds of integration for the convolution, which cannot occur.
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Equations E1.7b through El.llb coupled with equations El.12 through El.14 now allow
for numeric evaluation of y(t), upon substituting values of T, and a over the valid ranges of t.
The result is in fact ofGaussian form with varying degrees of dispersion depending upon T and a.
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